4 * Copyright(c) Broadcom Limited.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Broadcom Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
37 #define B_RX_DB(db, prod) \
38 (*(uint32_t *)db = (DB_KEY_RX | prod))
40 #define BNXT_TPA_L4_SIZE(x) \
42 typeof(x) hdr_info = (x); \
43 (((hdr_info) & 0xf8000000) ? ((hdr_info) >> 27) : 32) \
46 #define BNXT_TPA_INNER_L3_OFF(hdr_info) \
47 (((hdr_info) >> 18) & 0x1ff)
49 #define BNXT_TPA_INNER_L2_OFF(hdr_info) \
50 (((hdr_info) >> 9) & 0x1ff)
52 #define BNXT_TPA_OUTER_L3_OFF(hdr_info) \
55 #define RX_CMP_L4_CS_BITS \
56 rte_cpu_to_le_32(RX_PKT_CMPL_FLAGS2_L4_CS_CALC | \
57 RX_PKT_CMPL_FLAGS2_T_L4_CS_CALC)
59 #define RX_CMP_L4_CS_ERR_BITS \
60 rte_cpu_to_le_32(RX_PKT_CMPL_ERRORS_L4_CS_ERROR | \
61 RX_PKT_CMPL_ERRORS_T_L4_CS_ERROR)
63 #define RX_CMP_L4_CS_OK(rxcmp1) \
64 (((rxcmp1)->flags2 & RX_CMP_L4_CS_BITS) && \
65 !((rxcmp1)->errors_v2 & RX_CMP_L4_CS_ERR_BITS))
67 #define RX_CMP_L4_CS_UNKNOWN(rxcmp1) \
68 !((rxcmp1)->flags2 & RX_CMP_L4_CS_BITS)
70 #define RX_CMP_IP_CS_ERR_BITS \
71 rte_cpu_to_le_32(RX_PKT_CMPL_ERRORS_IP_CS_ERROR | \
72 RX_PKT_CMPL_ERRORS_T_IP_CS_ERROR)
74 #define RX_CMP_IP_CS_BITS \
75 rte_cpu_to_le_32(RX_PKT_CMPL_FLAGS2_IP_CS_CALC | \
76 RX_PKT_CMPL_FLAGS2_T_IP_CS_CALC)
78 #define RX_CMP_IP_CS_OK(rxcmp1) \
79 (((rxcmp1)->flags2 & RX_CMP_IP_CS_BITS) && \
80 !((rxcmp1)->errors_v2 & RX_CMP_IP_CS_ERR_BITS))
82 #define RX_CMP_IP_CS_UNKNOWN(rxcmp1) \
83 !((rxcmp1)->flags2 & RX_CMP_IP_CS_BITS)
86 PKT_HASH_TYPE_NONE, /* Undefined type */
87 PKT_HASH_TYPE_L2, /* Input: src_MAC, dest_MAC */
88 PKT_HASH_TYPE_L3, /* Input: src_IP, dst_IP */
89 PKT_HASH_TYPE_L4, /* Input: src_IP, dst_IP, src_port, dst_port */
92 struct bnxt_tpa_info {
93 struct rte_mbuf *mbuf;
95 unsigned short gso_type;
98 enum pkt_hash_types hash_type;
103 struct bnxt_sw_rx_bd {
104 struct rte_mbuf *mbuf; /* data associated with RX descriptor */
107 struct bnxt_rx_ring_info {
113 struct rx_prod_pkt_bd *rx_desc_ring;
114 struct rx_prod_pkt_bd *ag_desc_ring;
115 struct bnxt_sw_rx_bd *rx_buf_ring; /* sw ring */
116 struct bnxt_sw_rx_bd *ag_buf_ring; /* sw ring */
118 rte_iova_t rx_desc_mapping;
119 rte_iova_t ag_desc_mapping;
121 struct bnxt_ring *rx_ring_struct;
122 struct bnxt_ring *ag_ring_struct;
125 * To deal with out of order return from TPA, use free buffer indicator
127 struct rte_bitmap *ag_bitmap;
129 struct bnxt_tpa_info *tpa_info;
132 uint16_t bnxt_recv_pkts(void *rx_queue, struct rte_mbuf **rx_pkts,
134 void bnxt_free_rx_rings(struct bnxt *bp);
135 int bnxt_init_rx_ring_struct(struct bnxt_rx_queue *rxq, unsigned int socket_id);
136 int bnxt_init_one_rx_ring(struct bnxt_rx_queue *rxq);