2 * Copyright (c) 2009-2016 Solarflare Communications Inc.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are met:
8 * 1. Redistributions of source code must retain the above copyright notice,
9 * this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
14 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
15 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
16 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
17 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
18 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
19 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
20 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
21 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
22 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
23 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
24 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 * The views and conclusions contained in the software and documentation are
27 * those of the authors and should not be interpreted as representing official
28 * policies, either expressed or implied, of the FreeBSD Project.
36 __checkReturn efx_rc_t
39 __out efx_link_mode_t *link_modep)
41 efx_port_t *epp = &(enp->en_port);
42 siena_link_state_t sls;
45 if ((rc = siena_phy_get_link(enp, &sls)) != 0)
48 epp->ep_adv_cap_mask = sls.sls_adv_cap_mask;
49 epp->ep_fcntl = sls.sls_fcntl;
51 *link_modep = sls.sls_link_mode;
56 EFSYS_PROBE1(fail1, efx_rc_t, rc);
58 *link_modep = EFX_LINK_UNKNOWN;
63 __checkReturn efx_rc_t
66 __out boolean_t *mac_upp)
68 siena_link_state_t sls;
72 * Because Siena doesn't *require* polling, we can't rely on
73 * siena_mac_poll() being executed to populate epp->ep_mac_up.
75 if ((rc = siena_phy_get_link(enp, &sls)) != 0)
78 *mac_upp = sls.sls_mac_up;
83 EFSYS_PROBE1(fail1, efx_rc_t, rc);
88 __checkReturn efx_rc_t
89 siena_mac_reconfigure(
92 efx_port_t *epp = &(enp->en_port);
93 efx_oword_t multicast_hash[2];
95 EFX_MCDI_DECLARE_BUF(payload,
96 MAX(MC_CMD_SET_MAC_IN_LEN, MC_CMD_SET_MCAST_HASH_IN_LEN),
97 MAX(MC_CMD_SET_MAC_OUT_LEN, MC_CMD_SET_MCAST_HASH_OUT_LEN));
102 req.emr_cmd = MC_CMD_SET_MAC;
103 req.emr_in_buf = payload;
104 req.emr_in_length = MC_CMD_SET_MAC_IN_LEN;
105 req.emr_out_buf = payload;
106 req.emr_out_length = MC_CMD_SET_MAC_OUT_LEN;
108 MCDI_IN_SET_DWORD(req, SET_MAC_IN_MTU, epp->ep_mac_pdu);
109 MCDI_IN_SET_DWORD(req, SET_MAC_IN_DRAIN, epp->ep_mac_drain ? 1 : 0);
110 EFX_MAC_ADDR_COPY(MCDI_IN2(req, uint8_t, SET_MAC_IN_ADDR),
112 MCDI_IN_POPULATE_DWORD_2(req, SET_MAC_IN_REJECT,
113 SET_MAC_IN_REJECT_UNCST, !epp->ep_all_unicst,
114 SET_MAC_IN_REJECT_BRDCST, !epp->ep_brdcst);
116 if (epp->ep_fcntl_autoneg)
117 /* efx_fcntl_set() has already set the phy capabilities */
118 fcntl = MC_CMD_FCNTL_AUTO;
119 else if (epp->ep_fcntl & EFX_FCNTL_RESPOND)
120 fcntl = (epp->ep_fcntl & EFX_FCNTL_GENERATE)
122 : MC_CMD_FCNTL_RESPOND;
124 fcntl = MC_CMD_FCNTL_OFF;
126 MCDI_IN_SET_DWORD(req, SET_MAC_IN_FCNTL, fcntl);
128 efx_mcdi_execute(enp, &req);
130 if (req.emr_rc != 0) {
135 /* Push multicast hash */
137 if (epp->ep_all_mulcst) {
138 /* A hash matching all multicast is all 1s */
139 EFX_SET_OWORD(multicast_hash[0]);
140 EFX_SET_OWORD(multicast_hash[1]);
141 } else if (epp->ep_mulcst) {
142 /* Use the hash set by the multicast list */
143 multicast_hash[0] = epp->ep_multicst_hash[0];
144 multicast_hash[1] = epp->ep_multicst_hash[1];
146 /* A hash matching no traffic is simply 0 */
147 EFX_ZERO_OWORD(multicast_hash[0]);
148 EFX_ZERO_OWORD(multicast_hash[1]);
152 * Broadcast packets go through the multicast hash filter.
153 * The IEEE 802.3 CRC32 of the broadcast address is 0xbe2612ff
154 * so we always add bit 0xff to the mask (bit 0x7f in the
157 if (epp->ep_brdcst) {
159 * NOTE: due to constant folding, some of this evaluates
160 * to null expressions, giving E_EXPR_NULL_EFFECT during
161 * lint on Illumos. No good way to fix this without
162 * explicit coding the individual word/bit setting.
163 * So just suppress lint for this one line.
166 EFX_SET_OWORD_BIT(multicast_hash[1], 0x7f);
169 (void) memset(payload, 0, sizeof (payload));
170 req.emr_cmd = MC_CMD_SET_MCAST_HASH;
171 req.emr_in_buf = payload;
172 req.emr_in_length = MC_CMD_SET_MCAST_HASH_IN_LEN;
173 req.emr_out_buf = payload;
174 req.emr_out_length = MC_CMD_SET_MCAST_HASH_OUT_LEN;
176 memcpy(MCDI_IN2(req, uint8_t, SET_MCAST_HASH_IN_HASH0),
177 multicast_hash, sizeof (multicast_hash));
179 efx_mcdi_execute(enp, &req);
181 if (req.emr_rc != 0) {
191 EFSYS_PROBE1(fail1, efx_rc_t, rc);
196 #if EFSYS_OPT_LOOPBACK
198 __checkReturn efx_rc_t
199 siena_mac_loopback_set(
201 __in efx_link_mode_t link_mode,
202 __in efx_loopback_type_t loopback_type)
204 efx_port_t *epp = &(enp->en_port);
205 const efx_phy_ops_t *epop = epp->ep_epop;
206 efx_loopback_type_t old_loopback_type;
207 efx_link_mode_t old_loopback_link_mode;
210 /* The PHY object handles this on Siena */
211 old_loopback_type = epp->ep_loopback_type;
212 old_loopback_link_mode = epp->ep_loopback_link_mode;
213 epp->ep_loopback_type = loopback_type;
214 epp->ep_loopback_link_mode = link_mode;
216 if ((rc = epop->epo_reconfigure(enp)) != 0)
222 EFSYS_PROBE1(fail1, efx_rc_t, rc);
224 epp->ep_loopback_type = old_loopback_type;
225 epp->ep_loopback_link_mode = old_loopback_link_mode;
230 #endif /* EFSYS_OPT_LOOPBACK */
232 #if EFSYS_OPT_MAC_STATS
234 __checkReturn efx_rc_t
235 siena_mac_stats_get_mask(
237 __inout_bcount(mask_size) uint32_t *maskp,
238 __in size_t mask_size)
240 const struct efx_mac_stats_range siena_stats[] = {
241 { EFX_MAC_RX_OCTETS, EFX_MAC_RX_GE_15XX_PKTS },
242 /* EFX_MAC_RX_ERRORS is not supported */
243 { EFX_MAC_RX_FCS_ERRORS, EFX_MAC_TX_EX_DEF_PKTS },
247 _NOTE(ARGUNUSED(enp))
249 if ((rc = efx_mac_stats_mask_add_ranges(maskp, mask_size,
250 siena_stats, EFX_ARRAY_SIZE(siena_stats))) != 0)
256 EFSYS_PROBE1(fail1, efx_rc_t, rc);
261 #define SIENA_MAC_STAT_READ(_esmp, _field, _eqp) \
262 EFSYS_MEM_READQ((_esmp), (_field) * sizeof (efx_qword_t), _eqp)
264 __checkReturn efx_rc_t
265 siena_mac_stats_update(
267 __in efsys_mem_t *esmp,
268 __inout_ecount(EFX_MAC_NSTATS) efsys_stat_t *stat,
269 __inout_opt uint32_t *generationp)
272 efx_qword_t generation_start;
273 efx_qword_t generation_end;
275 _NOTE(ARGUNUSED(enp))
277 /* Read END first so we don't race with the MC */
278 EFSYS_DMA_SYNC_FOR_KERNEL(esmp, 0, EFX_MAC_STATS_SIZE);
279 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_GENERATION_END,
281 EFSYS_MEM_READ_BARRIER();
284 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_PKTS, &value);
285 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_PKTS]), &value);
286 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_CONTROL_PKTS, &value);
287 EFSYS_STAT_SUBR_QWORD(&(stat[EFX_MAC_TX_PKTS]), &value);
289 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_PAUSE_PKTS, &value);
290 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_PAUSE_PKTS]), &value);
292 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_UNICAST_PKTS, &value);
293 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_UNICST_PKTS]), &value);
295 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_MULTICAST_PKTS, &value);
296 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_MULTICST_PKTS]), &value);
298 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_BROADCAST_PKTS, &value);
299 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_BRDCST_PKTS]), &value);
301 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_BYTES, &value);
302 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_OCTETS]), &value);
304 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_LT64_PKTS, &value);
305 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_LE_64_PKTS]), &value);
306 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_64_PKTS, &value);
307 EFSYS_STAT_INCR_QWORD(&(stat[EFX_MAC_TX_LE_64_PKTS]), &value);
309 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_65_TO_127_PKTS, &value);
310 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_65_TO_127_PKTS]), &value);
312 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_128_TO_255_PKTS, &value);
313 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_128_TO_255_PKTS]), &value);
315 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_256_TO_511_PKTS, &value);
316 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_256_TO_511_PKTS]), &value);
318 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_512_TO_1023_PKTS, &value);
319 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_512_TO_1023_PKTS]), &value);
321 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_1024_TO_15XX_PKTS, &value);
322 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_1024_TO_15XX_PKTS]), &value);
324 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_15XX_TO_JUMBO_PKTS, &value);
325 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_GE_15XX_PKTS]), &value);
326 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_GTJUMBO_PKTS, &value);
327 EFSYS_STAT_INCR_QWORD(&(stat[EFX_MAC_TX_GE_15XX_PKTS]), &value);
329 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_BAD_FCS_PKTS, &value);
330 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_ERRORS]), &value);
332 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_SINGLE_COLLISION_PKTS, &value);
333 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_SGL_COL_PKTS]), &value);
335 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_MULTIPLE_COLLISION_PKTS,
337 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_MULT_COL_PKTS]), &value);
339 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_EXCESSIVE_COLLISION_PKTS,
341 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_EX_COL_PKTS]), &value);
343 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_LATE_COLLISION_PKTS, &value);
344 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_LATE_COL_PKTS]), &value);
346 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_DEFERRED_PKTS, &value);
347 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_DEF_PKTS]), &value);
349 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_EXCESSIVE_DEFERRED_PKTS,
351 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_EX_DEF_PKTS]), &value);
354 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_BYTES, &value);
355 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_OCTETS]), &value);
357 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_PKTS, &value);
358 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_PKTS]), &value);
360 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_UNICAST_PKTS, &value);
361 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_UNICST_PKTS]), &value);
363 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_MULTICAST_PKTS, &value);
364 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_MULTICST_PKTS]), &value);
366 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_BROADCAST_PKTS, &value);
367 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_BRDCST_PKTS]), &value);
369 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_PAUSE_PKTS, &value);
370 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_PAUSE_PKTS]), &value);
372 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_UNDERSIZE_PKTS, &value);
373 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_LE_64_PKTS]), &value);
374 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_64_PKTS, &value);
375 EFSYS_STAT_INCR_QWORD(&(stat[EFX_MAC_RX_LE_64_PKTS]), &value);
377 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_65_TO_127_PKTS, &value);
378 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_65_TO_127_PKTS]), &value);
380 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_128_TO_255_PKTS, &value);
381 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_128_TO_255_PKTS]), &value);
383 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_256_TO_511_PKTS, &value);
384 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_256_TO_511_PKTS]), &value);
386 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_512_TO_1023_PKTS, &value);
387 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_512_TO_1023_PKTS]), &value);
389 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_1024_TO_15XX_PKTS, &value);
390 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_1024_TO_15XX_PKTS]), &value);
392 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_15XX_TO_JUMBO_PKTS, &value);
393 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_GE_15XX_PKTS]), &value);
394 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_GTJUMBO_PKTS, &value);
395 EFSYS_STAT_INCR_QWORD(&(stat[EFX_MAC_RX_GE_15XX_PKTS]), &value);
397 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_BAD_FCS_PKTS, &value);
398 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_FCS_ERRORS]), &value);
400 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_OVERFLOW_PKTS, &value);
401 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_DROP_EVENTS]), &value);
403 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_FALSE_CARRIER_PKTS, &value);
404 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_FALSE_CARRIER_ERRORS]), &value);
406 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_SYMBOL_ERROR_PKTS, &value);
407 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_SYMBOL_ERRORS]), &value);
409 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_ALIGN_ERROR_PKTS, &value);
410 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_ALIGN_ERRORS]), &value);
412 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_INTERNAL_ERROR_PKTS, &value);
413 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_INTERNAL_ERRORS]), &value);
415 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_JABBER_PKTS, &value);
416 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_JABBER_PKTS]), &value);
418 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_LANES01_CHAR_ERR, &value);
419 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE0_CHAR_ERR]),
420 &(value.eq_dword[0]));
421 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE1_CHAR_ERR]),
422 &(value.eq_dword[1]));
424 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_LANES23_CHAR_ERR, &value);
425 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE2_CHAR_ERR]),
426 &(value.eq_dword[0]));
427 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE3_CHAR_ERR]),
428 &(value.eq_dword[1]));
430 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_LANES01_DISP_ERR, &value);
431 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE0_DISP_ERR]),
432 &(value.eq_dword[0]));
433 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE1_DISP_ERR]),
434 &(value.eq_dword[1]));
436 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_LANES23_DISP_ERR, &value);
437 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE2_DISP_ERR]),
438 &(value.eq_dword[0]));
439 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE3_DISP_ERR]),
440 &(value.eq_dword[1]));
442 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_MATCH_FAULT, &value);
443 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_MATCH_FAULT]), &value);
445 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_NODESC_DROPS, &value);
446 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_NODESC_DROP_CNT]), &value);
448 EFSYS_DMA_SYNC_FOR_KERNEL(esmp, 0, EFX_MAC_STATS_SIZE);
449 EFSYS_MEM_READ_BARRIER();
450 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_GENERATION_START,
453 /* Check that we didn't read the stats in the middle of a DMA */
454 /* Not a good enough check ? */
455 if (memcmp(&generation_start, &generation_end,
456 sizeof (generation_start)))
460 *generationp = EFX_QWORD_FIELD(generation_start, EFX_DWORD_0);
465 #endif /* EFSYS_OPT_MAC_STATS */
467 __checkReturn efx_rc_t
475 #endif /* EFSYS_OPT_SIENA */