4 * Copyright(c) 2010-2016 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #include <sys/types.h>
35 #include <sys/queue.h>
44 #include <netinet/in.h>
46 #include <rte_byteorder.h>
48 #include <rte_debug.h>
49 #include <rte_interrupts.h>
51 #include <rte_memory.h>
52 #include <rte_memcpy.h>
53 #include <rte_memzone.h>
54 #include <rte_launch.h>
56 #include <rte_per_lcore.h>
57 #include <rte_lcore.h>
58 #include <rte_atomic.h>
59 #include <rte_branch_prediction.h>
60 #include <rte_common.h>
61 #include <rte_mempool.h>
62 #include <rte_malloc.h>
64 #include <rte_errno.h>
65 #include <rte_spinlock.h>
66 #include <rte_string_fns.h>
68 #include "rte_ether.h"
69 #include "rte_ethdev.h"
71 static const char *MZ_RTE_ETH_DEV_DATA = "rte_eth_dev_data";
72 struct rte_eth_dev rte_eth_devices[RTE_MAX_ETHPORTS];
73 static struct rte_eth_dev_data *rte_eth_dev_data;
74 static uint8_t eth_dev_last_created_port;
75 static uint8_t nb_ports;
77 /* spinlock for eth device callbacks */
78 static rte_spinlock_t rte_eth_dev_cb_lock = RTE_SPINLOCK_INITIALIZER;
80 /* spinlock for add/remove rx callbacks */
81 static rte_spinlock_t rte_eth_rx_cb_lock = RTE_SPINLOCK_INITIALIZER;
83 /* spinlock for add/remove tx callbacks */
84 static rte_spinlock_t rte_eth_tx_cb_lock = RTE_SPINLOCK_INITIALIZER;
86 /* store statistics names and its offset in stats structure */
87 struct rte_eth_xstats_name_off {
88 char name[RTE_ETH_XSTATS_NAME_SIZE];
92 static const struct rte_eth_xstats_name_off rte_stats_strings[] = {
93 {"rx_good_packets", offsetof(struct rte_eth_stats, ipackets)},
94 {"tx_good_packets", offsetof(struct rte_eth_stats, opackets)},
95 {"rx_good_bytes", offsetof(struct rte_eth_stats, ibytes)},
96 {"tx_good_bytes", offsetof(struct rte_eth_stats, obytes)},
97 {"rx_missed_errors", offsetof(struct rte_eth_stats, imissed)},
98 {"rx_errors", offsetof(struct rte_eth_stats, ierrors)},
99 {"tx_errors", offsetof(struct rte_eth_stats, oerrors)},
100 {"rx_mbuf_allocation_errors", offsetof(struct rte_eth_stats,
104 #define RTE_NB_STATS (sizeof(rte_stats_strings) / sizeof(rte_stats_strings[0]))
106 static const struct rte_eth_xstats_name_off rte_rxq_stats_strings[] = {
107 {"packets", offsetof(struct rte_eth_stats, q_ipackets)},
108 {"bytes", offsetof(struct rte_eth_stats, q_ibytes)},
109 {"errors", offsetof(struct rte_eth_stats, q_errors)},
112 #define RTE_NB_RXQ_STATS (sizeof(rte_rxq_stats_strings) / \
113 sizeof(rte_rxq_stats_strings[0]))
115 static const struct rte_eth_xstats_name_off rte_txq_stats_strings[] = {
116 {"packets", offsetof(struct rte_eth_stats, q_opackets)},
117 {"bytes", offsetof(struct rte_eth_stats, q_obytes)},
119 #define RTE_NB_TXQ_STATS (sizeof(rte_txq_stats_strings) / \
120 sizeof(rte_txq_stats_strings[0]))
124 * The user application callback description.
126 * It contains callback address to be registered by user application,
127 * the pointer to the parameters for callback, and the event type.
129 struct rte_eth_dev_callback {
130 TAILQ_ENTRY(rte_eth_dev_callback) next; /**< Callbacks list */
131 rte_eth_dev_cb_fn cb_fn; /**< Callback address */
132 void *cb_arg; /**< Parameter for callback */
133 enum rte_eth_event_type event; /**< Interrupt event type */
134 uint32_t active; /**< Callback is executing */
148 rte_eth_dev_data_alloc(void)
150 const unsigned flags = 0;
151 const struct rte_memzone *mz;
153 if (rte_eal_process_type() == RTE_PROC_PRIMARY) {
154 mz = rte_memzone_reserve(MZ_RTE_ETH_DEV_DATA,
155 RTE_MAX_ETHPORTS * sizeof(*rte_eth_dev_data),
156 rte_socket_id(), flags);
158 mz = rte_memzone_lookup(MZ_RTE_ETH_DEV_DATA);
160 rte_panic("Cannot allocate memzone for ethernet port data\n");
162 rte_eth_dev_data = mz->addr;
163 if (rte_eal_process_type() == RTE_PROC_PRIMARY)
164 memset(rte_eth_dev_data, 0,
165 RTE_MAX_ETHPORTS * sizeof(*rte_eth_dev_data));
169 rte_eth_dev_allocated(const char *name)
173 for (i = 0; i < RTE_MAX_ETHPORTS; i++) {
174 if ((rte_eth_devices[i].attached == DEV_ATTACHED) &&
175 strcmp(rte_eth_devices[i].data->name, name) == 0)
176 return &rte_eth_devices[i];
182 rte_eth_dev_find_free_port(void)
186 for (i = 0; i < RTE_MAX_ETHPORTS; i++) {
187 if (rte_eth_devices[i].attached == DEV_DETACHED)
190 return RTE_MAX_ETHPORTS;
193 static struct rte_eth_dev *
194 eth_dev_get(uint8_t port_id)
196 struct rte_eth_dev *eth_dev = &rte_eth_devices[port_id];
198 eth_dev->data = &rte_eth_dev_data[port_id];
199 eth_dev->attached = DEV_ATTACHED;
201 eth_dev_last_created_port = port_id;
208 rte_eth_dev_allocate(const char *name)
211 struct rte_eth_dev *eth_dev;
213 port_id = rte_eth_dev_find_free_port();
214 if (port_id == RTE_MAX_ETHPORTS) {
215 RTE_PMD_DEBUG_TRACE("Reached maximum number of Ethernet ports\n");
219 if (rte_eth_dev_data == NULL)
220 rte_eth_dev_data_alloc();
222 if (rte_eth_dev_allocated(name) != NULL) {
223 RTE_PMD_DEBUG_TRACE("Ethernet Device with name %s already allocated!\n",
228 eth_dev = eth_dev_get(port_id);
229 snprintf(eth_dev->data->name, sizeof(eth_dev->data->name), "%s", name);
230 eth_dev->data->port_id = port_id;
236 * Attach to a port already registered by the primary process, which
237 * makes sure that the same device would have the same port id both
238 * in the primary and secondary process.
240 static struct rte_eth_dev *
241 eth_dev_attach_secondary(const char *name)
244 struct rte_eth_dev *eth_dev;
246 if (rte_eth_dev_data == NULL)
247 rte_eth_dev_data_alloc();
249 for (i = 0; i < RTE_MAX_ETHPORTS; i++) {
250 if (strcmp(rte_eth_dev_data[i].name, name) == 0)
253 if (i == RTE_MAX_ETHPORTS) {
255 "device %s is not driven by the primary process\n",
260 eth_dev = eth_dev_get(i);
261 RTE_ASSERT(eth_dev->data->port_id == i);
267 rte_eth_dev_release_port(struct rte_eth_dev *eth_dev)
272 eth_dev->attached = DEV_DETACHED;
278 rte_eth_dev_pci_probe(struct rte_pci_driver *pci_drv,
279 struct rte_pci_device *pci_dev)
281 struct eth_driver *eth_drv;
282 struct rte_eth_dev *eth_dev;
283 char ethdev_name[RTE_ETH_NAME_MAX_LEN];
287 eth_drv = (struct eth_driver *)pci_drv;
289 rte_eal_pci_device_name(&pci_dev->addr, ethdev_name,
290 sizeof(ethdev_name));
292 if (rte_eal_process_type() == RTE_PROC_PRIMARY) {
293 eth_dev = rte_eth_dev_allocate(ethdev_name);
297 eth_dev->data->dev_private = rte_zmalloc("ethdev private structure",
298 eth_drv->dev_private_size,
299 RTE_CACHE_LINE_SIZE);
300 if (eth_dev->data->dev_private == NULL)
301 rte_panic("Cannot allocate memzone for private port data\n");
303 eth_dev = eth_dev_attach_secondary(ethdev_name);
304 if (eth_dev == NULL) {
306 * if we failed to attach a device, it means the
307 * device is skipped in primary process, due to
308 * some errors. If so, we return a positive value,
309 * to let EAL skip it for the secondary process
315 eth_dev->pci_dev = pci_dev;
316 eth_dev->driver = eth_drv;
317 eth_dev->data->rx_mbuf_alloc_failed = 0;
319 /* init user callbacks */
320 TAILQ_INIT(&(eth_dev->link_intr_cbs));
323 * Set the default MTU.
325 eth_dev->data->mtu = ETHER_MTU;
327 /* Invoke PMD device initialization function */
328 diag = (*eth_drv->eth_dev_init)(eth_dev);
332 RTE_PMD_DEBUG_TRACE("driver %s: eth_dev_init(vendor_id=0x%x device_id=0x%x) failed\n",
333 pci_drv->driver.name,
334 (unsigned) pci_dev->id.vendor_id,
335 (unsigned) pci_dev->id.device_id);
336 if (rte_eal_process_type() == RTE_PROC_PRIMARY)
337 rte_free(eth_dev->data->dev_private);
338 rte_eth_dev_release_port(eth_dev);
343 rte_eth_dev_pci_remove(struct rte_pci_device *pci_dev)
345 const struct eth_driver *eth_drv;
346 struct rte_eth_dev *eth_dev;
347 char ethdev_name[RTE_ETH_NAME_MAX_LEN];
353 rte_eal_pci_device_name(&pci_dev->addr, ethdev_name,
354 sizeof(ethdev_name));
356 eth_dev = rte_eth_dev_allocated(ethdev_name);
360 eth_drv = (const struct eth_driver *)pci_dev->driver;
362 /* Invoke PMD device uninit function */
363 if (*eth_drv->eth_dev_uninit) {
364 ret = (*eth_drv->eth_dev_uninit)(eth_dev);
369 /* free ether device */
370 rte_eth_dev_release_port(eth_dev);
372 if (rte_eal_process_type() == RTE_PROC_PRIMARY)
373 rte_free(eth_dev->data->dev_private);
375 eth_dev->pci_dev = NULL;
376 eth_dev->driver = NULL;
377 eth_dev->data = NULL;
383 rte_eth_dev_is_valid_port(uint8_t port_id)
385 if (port_id >= RTE_MAX_ETHPORTS ||
386 rte_eth_devices[port_id].attached != DEV_ATTACHED)
393 rte_eth_dev_socket_id(uint8_t port_id)
395 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -1);
396 return rte_eth_devices[port_id].data->numa_node;
400 rte_eth_dev_count(void)
406 rte_eth_dev_get_name_by_port(uint8_t port_id, char *name)
410 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
413 RTE_PMD_DEBUG_TRACE("Null pointer is specified\n");
417 /* shouldn't check 'rte_eth_devices[i].data',
418 * because it might be overwritten by VDEV PMD */
419 tmp = rte_eth_dev_data[port_id].name;
425 rte_eth_dev_get_port_by_name(const char *name, uint8_t *port_id)
430 RTE_PMD_DEBUG_TRACE("Null pointer is specified\n");
437 *port_id = RTE_MAX_ETHPORTS;
439 for (i = 0; i < RTE_MAX_ETHPORTS; i++) {
441 if (!strcmp(name, rte_eth_dev_data[i].name)) {
452 rte_eth_dev_is_detachable(uint8_t port_id)
456 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
458 switch (rte_eth_devices[port_id].data->kdrv) {
459 case RTE_KDRV_IGB_UIO:
460 case RTE_KDRV_UIO_GENERIC:
461 case RTE_KDRV_NIC_UIO:
468 dev_flags = rte_eth_devices[port_id].data->dev_flags;
469 if ((dev_flags & RTE_ETH_DEV_DETACHABLE) &&
470 (!(dev_flags & RTE_ETH_DEV_BONDED_SLAVE)))
476 /* attach the new device, then store port_id of the device */
478 rte_eth_dev_attach(const char *devargs, uint8_t *port_id)
481 int current = rte_eth_dev_count();
485 if ((devargs == NULL) || (port_id == NULL)) {
490 /* parse devargs, then retrieve device name and args */
491 if (rte_eal_parse_devargs_str(devargs, &name, &args))
494 ret = rte_eal_dev_attach(name, args);
498 /* no point looking at the port count if no port exists */
499 if (!rte_eth_dev_count()) {
500 RTE_LOG(ERR, EAL, "No port found for device (%s)\n", name);
505 /* if nothing happened, there is a bug here, since some driver told us
506 * it did attach a device, but did not create a port.
508 if (current == rte_eth_dev_count()) {
513 *port_id = eth_dev_last_created_port;
522 /* detach the device, then store the name of the device */
524 rte_eth_dev_detach(uint8_t port_id, char *name)
533 /* FIXME: move this to eal, once device flags are relocated there */
534 if (rte_eth_dev_is_detachable(port_id))
537 snprintf(name, sizeof(rte_eth_devices[port_id].data->name),
538 "%s", rte_eth_devices[port_id].data->name);
539 ret = rte_eal_dev_detach(name);
550 rte_eth_dev_rx_queue_config(struct rte_eth_dev *dev, uint16_t nb_queues)
552 uint16_t old_nb_queues = dev->data->nb_rx_queues;
556 if (dev->data->rx_queues == NULL && nb_queues != 0) { /* first time configuration */
557 dev->data->rx_queues = rte_zmalloc("ethdev->rx_queues",
558 sizeof(dev->data->rx_queues[0]) * nb_queues,
559 RTE_CACHE_LINE_SIZE);
560 if (dev->data->rx_queues == NULL) {
561 dev->data->nb_rx_queues = 0;
564 } else if (dev->data->rx_queues != NULL && nb_queues != 0) { /* re-configure */
565 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_release, -ENOTSUP);
567 rxq = dev->data->rx_queues;
569 for (i = nb_queues; i < old_nb_queues; i++)
570 (*dev->dev_ops->rx_queue_release)(rxq[i]);
571 rxq = rte_realloc(rxq, sizeof(rxq[0]) * nb_queues,
572 RTE_CACHE_LINE_SIZE);
575 if (nb_queues > old_nb_queues) {
576 uint16_t new_qs = nb_queues - old_nb_queues;
578 memset(rxq + old_nb_queues, 0,
579 sizeof(rxq[0]) * new_qs);
582 dev->data->rx_queues = rxq;
584 } else if (dev->data->rx_queues != NULL && nb_queues == 0) {
585 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_release, -ENOTSUP);
587 rxq = dev->data->rx_queues;
589 for (i = nb_queues; i < old_nb_queues; i++)
590 (*dev->dev_ops->rx_queue_release)(rxq[i]);
592 dev->data->nb_rx_queues = nb_queues;
597 rte_eth_dev_rx_queue_start(uint8_t port_id, uint16_t rx_queue_id)
599 struct rte_eth_dev *dev;
601 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
603 dev = &rte_eth_devices[port_id];
604 if (!dev->data->dev_started) {
606 "port %d must be started before start any queue\n",
611 if (rx_queue_id >= dev->data->nb_rx_queues) {
612 RTE_PMD_DEBUG_TRACE("Invalid RX queue_id=%d\n", rx_queue_id);
616 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_start, -ENOTSUP);
618 if (dev->data->rx_queue_state[rx_queue_id] != RTE_ETH_QUEUE_STATE_STOPPED) {
619 RTE_PMD_DEBUG_TRACE("Queue %" PRIu16" of device with port_id=%" PRIu8
620 " already started\n",
621 rx_queue_id, port_id);
625 return dev->dev_ops->rx_queue_start(dev, rx_queue_id);
630 rte_eth_dev_rx_queue_stop(uint8_t port_id, uint16_t rx_queue_id)
632 struct rte_eth_dev *dev;
634 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
636 dev = &rte_eth_devices[port_id];
637 if (rx_queue_id >= dev->data->nb_rx_queues) {
638 RTE_PMD_DEBUG_TRACE("Invalid RX queue_id=%d\n", rx_queue_id);
642 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_stop, -ENOTSUP);
644 if (dev->data->rx_queue_state[rx_queue_id] == RTE_ETH_QUEUE_STATE_STOPPED) {
645 RTE_PMD_DEBUG_TRACE("Queue %" PRIu16" of device with port_id=%" PRIu8
646 " already stopped\n",
647 rx_queue_id, port_id);
651 return dev->dev_ops->rx_queue_stop(dev, rx_queue_id);
656 rte_eth_dev_tx_queue_start(uint8_t port_id, uint16_t tx_queue_id)
658 struct rte_eth_dev *dev;
660 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
662 dev = &rte_eth_devices[port_id];
663 if (!dev->data->dev_started) {
665 "port %d must be started before start any queue\n",
670 if (tx_queue_id >= dev->data->nb_tx_queues) {
671 RTE_PMD_DEBUG_TRACE("Invalid TX queue_id=%d\n", tx_queue_id);
675 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->tx_queue_start, -ENOTSUP);
677 if (dev->data->tx_queue_state[tx_queue_id] != RTE_ETH_QUEUE_STATE_STOPPED) {
678 RTE_PMD_DEBUG_TRACE("Queue %" PRIu16" of device with port_id=%" PRIu8
679 " already started\n",
680 tx_queue_id, port_id);
684 return dev->dev_ops->tx_queue_start(dev, tx_queue_id);
689 rte_eth_dev_tx_queue_stop(uint8_t port_id, uint16_t tx_queue_id)
691 struct rte_eth_dev *dev;
693 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
695 dev = &rte_eth_devices[port_id];
696 if (tx_queue_id >= dev->data->nb_tx_queues) {
697 RTE_PMD_DEBUG_TRACE("Invalid TX queue_id=%d\n", tx_queue_id);
701 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->tx_queue_stop, -ENOTSUP);
703 if (dev->data->tx_queue_state[tx_queue_id] == RTE_ETH_QUEUE_STATE_STOPPED) {
704 RTE_PMD_DEBUG_TRACE("Queue %" PRIu16" of device with port_id=%" PRIu8
705 " already stopped\n",
706 tx_queue_id, port_id);
710 return dev->dev_ops->tx_queue_stop(dev, tx_queue_id);
715 rte_eth_dev_tx_queue_config(struct rte_eth_dev *dev, uint16_t nb_queues)
717 uint16_t old_nb_queues = dev->data->nb_tx_queues;
721 if (dev->data->tx_queues == NULL && nb_queues != 0) { /* first time configuration */
722 dev->data->tx_queues = rte_zmalloc("ethdev->tx_queues",
723 sizeof(dev->data->tx_queues[0]) * nb_queues,
724 RTE_CACHE_LINE_SIZE);
725 if (dev->data->tx_queues == NULL) {
726 dev->data->nb_tx_queues = 0;
729 } else if (dev->data->tx_queues != NULL && nb_queues != 0) { /* re-configure */
730 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->tx_queue_release, -ENOTSUP);
732 txq = dev->data->tx_queues;
734 for (i = nb_queues; i < old_nb_queues; i++)
735 (*dev->dev_ops->tx_queue_release)(txq[i]);
736 txq = rte_realloc(txq, sizeof(txq[0]) * nb_queues,
737 RTE_CACHE_LINE_SIZE);
740 if (nb_queues > old_nb_queues) {
741 uint16_t new_qs = nb_queues - old_nb_queues;
743 memset(txq + old_nb_queues, 0,
744 sizeof(txq[0]) * new_qs);
747 dev->data->tx_queues = txq;
749 } else if (dev->data->tx_queues != NULL && nb_queues == 0) {
750 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->tx_queue_release, -ENOTSUP);
752 txq = dev->data->tx_queues;
754 for (i = nb_queues; i < old_nb_queues; i++)
755 (*dev->dev_ops->tx_queue_release)(txq[i]);
757 dev->data->nb_tx_queues = nb_queues;
762 rte_eth_speed_bitflag(uint32_t speed, int duplex)
765 case ETH_SPEED_NUM_10M:
766 return duplex ? ETH_LINK_SPEED_10M : ETH_LINK_SPEED_10M_HD;
767 case ETH_SPEED_NUM_100M:
768 return duplex ? ETH_LINK_SPEED_100M : ETH_LINK_SPEED_100M_HD;
769 case ETH_SPEED_NUM_1G:
770 return ETH_LINK_SPEED_1G;
771 case ETH_SPEED_NUM_2_5G:
772 return ETH_LINK_SPEED_2_5G;
773 case ETH_SPEED_NUM_5G:
774 return ETH_LINK_SPEED_5G;
775 case ETH_SPEED_NUM_10G:
776 return ETH_LINK_SPEED_10G;
777 case ETH_SPEED_NUM_20G:
778 return ETH_LINK_SPEED_20G;
779 case ETH_SPEED_NUM_25G:
780 return ETH_LINK_SPEED_25G;
781 case ETH_SPEED_NUM_40G:
782 return ETH_LINK_SPEED_40G;
783 case ETH_SPEED_NUM_50G:
784 return ETH_LINK_SPEED_50G;
785 case ETH_SPEED_NUM_56G:
786 return ETH_LINK_SPEED_56G;
787 case ETH_SPEED_NUM_100G:
788 return ETH_LINK_SPEED_100G;
795 rte_eth_dev_configure(uint8_t port_id, uint16_t nb_rx_q, uint16_t nb_tx_q,
796 const struct rte_eth_conf *dev_conf)
798 struct rte_eth_dev *dev;
799 struct rte_eth_dev_info dev_info;
800 struct rte_eth_conf orig_conf;
804 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
806 if (nb_rx_q > RTE_MAX_QUEUES_PER_PORT) {
808 "Number of RX queues requested (%u) is greater than max supported(%d)\n",
809 nb_rx_q, RTE_MAX_QUEUES_PER_PORT);
813 if (nb_tx_q > RTE_MAX_QUEUES_PER_PORT) {
815 "Number of TX queues requested (%u) is greater than max supported(%d)\n",
816 nb_tx_q, RTE_MAX_QUEUES_PER_PORT);
820 dev = &rte_eth_devices[port_id];
822 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_infos_get, -ENOTSUP);
823 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_configure, -ENOTSUP);
825 if (dev->data->dev_started) {
827 "port %d must be stopped to allow configuration\n", port_id);
831 /* Store original config, as rollback required on failure */
832 memcpy(&orig_conf, &dev->data->dev_conf, sizeof(dev->data->dev_conf));
834 /* Copy the dev_conf parameter into the dev structure */
835 memcpy(&dev->data->dev_conf, dev_conf, sizeof(dev->data->dev_conf));
838 * Check that the numbers of RX and TX queues are not greater
839 * than the maximum number of RX and TX queues supported by the
842 (*dev->dev_ops->dev_infos_get)(dev, &dev_info);
844 if (nb_rx_q == 0 && nb_tx_q == 0) {
845 RTE_PMD_DEBUG_TRACE("ethdev port_id=%d both rx and tx queue cannot be 0\n", port_id);
850 if (nb_rx_q > dev_info.max_rx_queues) {
851 RTE_PMD_DEBUG_TRACE("ethdev port_id=%d nb_rx_queues=%d > %d\n",
852 port_id, nb_rx_q, dev_info.max_rx_queues);
857 if (nb_tx_q > dev_info.max_tx_queues) {
858 RTE_PMD_DEBUG_TRACE("ethdev port_id=%d nb_tx_queues=%d > %d\n",
859 port_id, nb_tx_q, dev_info.max_tx_queues);
865 * If link state interrupt is enabled, check that the
866 * device supports it.
868 if ((dev_conf->intr_conf.lsc == 1) &&
869 (!(dev->data->dev_flags & RTE_ETH_DEV_INTR_LSC))) {
870 RTE_PMD_DEBUG_TRACE("driver %s does not support lsc\n",
871 dev->data->drv_name);
877 * If jumbo frames are enabled, check that the maximum RX packet
878 * length is supported by the configured device.
880 if (dev_conf->rxmode.jumbo_frame == 1) {
881 if (dev_conf->rxmode.max_rx_pkt_len >
882 dev_info.max_rx_pktlen) {
883 RTE_PMD_DEBUG_TRACE("ethdev port_id=%d max_rx_pkt_len %u"
884 " > max valid value %u\n",
886 (unsigned)dev_conf->rxmode.max_rx_pkt_len,
887 (unsigned)dev_info.max_rx_pktlen);
890 } else if (dev_conf->rxmode.max_rx_pkt_len < ETHER_MIN_LEN) {
891 RTE_PMD_DEBUG_TRACE("ethdev port_id=%d max_rx_pkt_len %u"
892 " < min valid value %u\n",
894 (unsigned)dev_conf->rxmode.max_rx_pkt_len,
895 (unsigned)ETHER_MIN_LEN);
900 if (dev_conf->rxmode.max_rx_pkt_len < ETHER_MIN_LEN ||
901 dev_conf->rxmode.max_rx_pkt_len > ETHER_MAX_LEN)
902 /* Use default value */
903 dev->data->dev_conf.rxmode.max_rx_pkt_len =
908 * Setup new number of RX/TX queues and reconfigure device.
910 diag = rte_eth_dev_rx_queue_config(dev, nb_rx_q);
912 RTE_PMD_DEBUG_TRACE("port%d rte_eth_dev_rx_queue_config = %d\n",
918 diag = rte_eth_dev_tx_queue_config(dev, nb_tx_q);
920 RTE_PMD_DEBUG_TRACE("port%d rte_eth_dev_tx_queue_config = %d\n",
922 rte_eth_dev_rx_queue_config(dev, 0);
927 diag = (*dev->dev_ops->dev_configure)(dev);
929 RTE_PMD_DEBUG_TRACE("port%d dev_configure = %d\n",
931 rte_eth_dev_rx_queue_config(dev, 0);
932 rte_eth_dev_tx_queue_config(dev, 0);
940 memcpy(&dev->data->dev_conf, &orig_conf, sizeof(dev->data->dev_conf));
946 rte_eth_dev_config_restore(uint8_t port_id)
948 struct rte_eth_dev *dev;
949 struct rte_eth_dev_info dev_info;
950 struct ether_addr addr;
954 dev = &rte_eth_devices[port_id];
956 rte_eth_dev_info_get(port_id, &dev_info);
958 if (RTE_ETH_DEV_SRIOV(dev).active)
959 pool = RTE_ETH_DEV_SRIOV(dev).def_vmdq_idx;
961 /* replay MAC address configuration */
962 for (i = 0; i < dev_info.max_mac_addrs; i++) {
963 addr = dev->data->mac_addrs[i];
965 /* skip zero address */
966 if (is_zero_ether_addr(&addr))
969 /* add address to the hardware */
970 if (*dev->dev_ops->mac_addr_add &&
971 (dev->data->mac_pool_sel[i] & (1ULL << pool)))
972 (*dev->dev_ops->mac_addr_add)(dev, &addr, i, pool);
974 RTE_PMD_DEBUG_TRACE("port %d: MAC address array not supported\n",
976 /* exit the loop but not return an error */
981 /* replay promiscuous configuration */
982 if (rte_eth_promiscuous_get(port_id) == 1)
983 rte_eth_promiscuous_enable(port_id);
984 else if (rte_eth_promiscuous_get(port_id) == 0)
985 rte_eth_promiscuous_disable(port_id);
987 /* replay all multicast configuration */
988 if (rte_eth_allmulticast_get(port_id) == 1)
989 rte_eth_allmulticast_enable(port_id);
990 else if (rte_eth_allmulticast_get(port_id) == 0)
991 rte_eth_allmulticast_disable(port_id);
995 rte_eth_dev_start(uint8_t port_id)
997 struct rte_eth_dev *dev;
1000 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1002 dev = &rte_eth_devices[port_id];
1004 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_start, -ENOTSUP);
1006 if (dev->data->dev_started != 0) {
1007 RTE_PMD_DEBUG_TRACE("Device with port_id=%" PRIu8
1008 " already started\n",
1013 diag = (*dev->dev_ops->dev_start)(dev);
1015 dev->data->dev_started = 1;
1019 rte_eth_dev_config_restore(port_id);
1021 if (dev->data->dev_conf.intr_conf.lsc == 0) {
1022 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->link_update, -ENOTSUP);
1023 (*dev->dev_ops->link_update)(dev, 0);
1029 rte_eth_dev_stop(uint8_t port_id)
1031 struct rte_eth_dev *dev;
1033 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1034 dev = &rte_eth_devices[port_id];
1036 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->dev_stop);
1038 if (dev->data->dev_started == 0) {
1039 RTE_PMD_DEBUG_TRACE("Device with port_id=%" PRIu8
1040 " already stopped\n",
1045 dev->data->dev_started = 0;
1046 (*dev->dev_ops->dev_stop)(dev);
1050 rte_eth_dev_set_link_up(uint8_t port_id)
1052 struct rte_eth_dev *dev;
1054 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1056 dev = &rte_eth_devices[port_id];
1058 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_set_link_up, -ENOTSUP);
1059 return (*dev->dev_ops->dev_set_link_up)(dev);
1063 rte_eth_dev_set_link_down(uint8_t port_id)
1065 struct rte_eth_dev *dev;
1067 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1069 dev = &rte_eth_devices[port_id];
1071 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_set_link_down, -ENOTSUP);
1072 return (*dev->dev_ops->dev_set_link_down)(dev);
1076 rte_eth_dev_close(uint8_t port_id)
1078 struct rte_eth_dev *dev;
1080 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1081 dev = &rte_eth_devices[port_id];
1083 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->dev_close);
1084 dev->data->dev_started = 0;
1085 (*dev->dev_ops->dev_close)(dev);
1087 dev->data->nb_rx_queues = 0;
1088 rte_free(dev->data->rx_queues);
1089 dev->data->rx_queues = NULL;
1090 dev->data->nb_tx_queues = 0;
1091 rte_free(dev->data->tx_queues);
1092 dev->data->tx_queues = NULL;
1096 rte_eth_rx_queue_setup(uint8_t port_id, uint16_t rx_queue_id,
1097 uint16_t nb_rx_desc, unsigned int socket_id,
1098 const struct rte_eth_rxconf *rx_conf,
1099 struct rte_mempool *mp)
1102 uint32_t mbp_buf_size;
1103 struct rte_eth_dev *dev;
1104 struct rte_eth_dev_info dev_info;
1106 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1108 dev = &rte_eth_devices[port_id];
1109 if (rx_queue_id >= dev->data->nb_rx_queues) {
1110 RTE_PMD_DEBUG_TRACE("Invalid RX queue_id=%d\n", rx_queue_id);
1114 if (dev->data->dev_started) {
1115 RTE_PMD_DEBUG_TRACE(
1116 "port %d must be stopped to allow configuration\n", port_id);
1120 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_infos_get, -ENOTSUP);
1121 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_setup, -ENOTSUP);
1124 * Check the size of the mbuf data buffer.
1125 * This value must be provided in the private data of the memory pool.
1126 * First check that the memory pool has a valid private data.
1128 rte_eth_dev_info_get(port_id, &dev_info);
1129 if (mp->private_data_size < sizeof(struct rte_pktmbuf_pool_private)) {
1130 RTE_PMD_DEBUG_TRACE("%s private_data_size %d < %d\n",
1131 mp->name, (int) mp->private_data_size,
1132 (int) sizeof(struct rte_pktmbuf_pool_private));
1135 mbp_buf_size = rte_pktmbuf_data_room_size(mp);
1137 if ((mbp_buf_size - RTE_PKTMBUF_HEADROOM) < dev_info.min_rx_bufsize) {
1138 RTE_PMD_DEBUG_TRACE("%s mbuf_data_room_size %d < %d "
1139 "(RTE_PKTMBUF_HEADROOM=%d + min_rx_bufsize(dev)"
1143 (int)(RTE_PKTMBUF_HEADROOM +
1144 dev_info.min_rx_bufsize),
1145 (int)RTE_PKTMBUF_HEADROOM,
1146 (int)dev_info.min_rx_bufsize);
1150 if (nb_rx_desc > dev_info.rx_desc_lim.nb_max ||
1151 nb_rx_desc < dev_info.rx_desc_lim.nb_min ||
1152 nb_rx_desc % dev_info.rx_desc_lim.nb_align != 0) {
1154 RTE_PMD_DEBUG_TRACE("Invalid value for nb_rx_desc(=%hu), "
1155 "should be: <= %hu, = %hu, and a product of %hu\n",
1157 dev_info.rx_desc_lim.nb_max,
1158 dev_info.rx_desc_lim.nb_min,
1159 dev_info.rx_desc_lim.nb_align);
1163 if (rx_conf == NULL)
1164 rx_conf = &dev_info.default_rxconf;
1166 ret = (*dev->dev_ops->rx_queue_setup)(dev, rx_queue_id, nb_rx_desc,
1167 socket_id, rx_conf, mp);
1169 if (!dev->data->min_rx_buf_size ||
1170 dev->data->min_rx_buf_size > mbp_buf_size)
1171 dev->data->min_rx_buf_size = mbp_buf_size;
1178 rte_eth_tx_queue_setup(uint8_t port_id, uint16_t tx_queue_id,
1179 uint16_t nb_tx_desc, unsigned int socket_id,
1180 const struct rte_eth_txconf *tx_conf)
1182 struct rte_eth_dev *dev;
1183 struct rte_eth_dev_info dev_info;
1185 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1187 dev = &rte_eth_devices[port_id];
1188 if (tx_queue_id >= dev->data->nb_tx_queues) {
1189 RTE_PMD_DEBUG_TRACE("Invalid TX queue_id=%d\n", tx_queue_id);
1193 if (dev->data->dev_started) {
1194 RTE_PMD_DEBUG_TRACE(
1195 "port %d must be stopped to allow configuration\n", port_id);
1199 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_infos_get, -ENOTSUP);
1200 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->tx_queue_setup, -ENOTSUP);
1202 rte_eth_dev_info_get(port_id, &dev_info);
1204 if (nb_tx_desc > dev_info.tx_desc_lim.nb_max ||
1205 nb_tx_desc < dev_info.tx_desc_lim.nb_min ||
1206 nb_tx_desc % dev_info.tx_desc_lim.nb_align != 0) {
1207 RTE_PMD_DEBUG_TRACE("Invalid value for nb_tx_desc(=%hu), "
1208 "should be: <= %hu, = %hu, and a product of %hu\n",
1210 dev_info.tx_desc_lim.nb_max,
1211 dev_info.tx_desc_lim.nb_min,
1212 dev_info.tx_desc_lim.nb_align);
1216 if (tx_conf == NULL)
1217 tx_conf = &dev_info.default_txconf;
1219 return (*dev->dev_ops->tx_queue_setup)(dev, tx_queue_id, nb_tx_desc,
1220 socket_id, tx_conf);
1224 rte_eth_tx_buffer_drop_callback(struct rte_mbuf **pkts, uint16_t unsent,
1225 void *userdata __rte_unused)
1229 for (i = 0; i < unsent; i++)
1230 rte_pktmbuf_free(pkts[i]);
1234 rte_eth_tx_buffer_count_callback(struct rte_mbuf **pkts, uint16_t unsent,
1237 uint64_t *count = userdata;
1240 for (i = 0; i < unsent; i++)
1241 rte_pktmbuf_free(pkts[i]);
1247 rte_eth_tx_buffer_set_err_callback(struct rte_eth_dev_tx_buffer *buffer,
1248 buffer_tx_error_fn cbfn, void *userdata)
1250 buffer->error_callback = cbfn;
1251 buffer->error_userdata = userdata;
1256 rte_eth_tx_buffer_init(struct rte_eth_dev_tx_buffer *buffer, uint16_t size)
1263 buffer->size = size;
1264 if (buffer->error_callback == NULL) {
1265 ret = rte_eth_tx_buffer_set_err_callback(
1266 buffer, rte_eth_tx_buffer_drop_callback, NULL);
1273 rte_eth_promiscuous_enable(uint8_t port_id)
1275 struct rte_eth_dev *dev;
1277 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1278 dev = &rte_eth_devices[port_id];
1280 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->promiscuous_enable);
1281 (*dev->dev_ops->promiscuous_enable)(dev);
1282 dev->data->promiscuous = 1;
1286 rte_eth_promiscuous_disable(uint8_t port_id)
1288 struct rte_eth_dev *dev;
1290 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1291 dev = &rte_eth_devices[port_id];
1293 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->promiscuous_disable);
1294 dev->data->promiscuous = 0;
1295 (*dev->dev_ops->promiscuous_disable)(dev);
1299 rte_eth_promiscuous_get(uint8_t port_id)
1301 struct rte_eth_dev *dev;
1303 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1305 dev = &rte_eth_devices[port_id];
1306 return dev->data->promiscuous;
1310 rte_eth_allmulticast_enable(uint8_t port_id)
1312 struct rte_eth_dev *dev;
1314 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1315 dev = &rte_eth_devices[port_id];
1317 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->allmulticast_enable);
1318 (*dev->dev_ops->allmulticast_enable)(dev);
1319 dev->data->all_multicast = 1;
1323 rte_eth_allmulticast_disable(uint8_t port_id)
1325 struct rte_eth_dev *dev;
1327 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1328 dev = &rte_eth_devices[port_id];
1330 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->allmulticast_disable);
1331 dev->data->all_multicast = 0;
1332 (*dev->dev_ops->allmulticast_disable)(dev);
1336 rte_eth_allmulticast_get(uint8_t port_id)
1338 struct rte_eth_dev *dev;
1340 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1342 dev = &rte_eth_devices[port_id];
1343 return dev->data->all_multicast;
1347 rte_eth_dev_atomic_read_link_status(struct rte_eth_dev *dev,
1348 struct rte_eth_link *link)
1350 struct rte_eth_link *dst = link;
1351 struct rte_eth_link *src = &(dev->data->dev_link);
1353 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
1354 *(uint64_t *)src) == 0)
1361 rte_eth_link_get(uint8_t port_id, struct rte_eth_link *eth_link)
1363 struct rte_eth_dev *dev;
1365 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1366 dev = &rte_eth_devices[port_id];
1368 if (dev->data->dev_conf.intr_conf.lsc != 0)
1369 rte_eth_dev_atomic_read_link_status(dev, eth_link);
1371 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->link_update);
1372 (*dev->dev_ops->link_update)(dev, 1);
1373 *eth_link = dev->data->dev_link;
1378 rte_eth_link_get_nowait(uint8_t port_id, struct rte_eth_link *eth_link)
1380 struct rte_eth_dev *dev;
1382 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1383 dev = &rte_eth_devices[port_id];
1385 if (dev->data->dev_conf.intr_conf.lsc != 0)
1386 rte_eth_dev_atomic_read_link_status(dev, eth_link);
1388 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->link_update);
1389 (*dev->dev_ops->link_update)(dev, 0);
1390 *eth_link = dev->data->dev_link;
1395 rte_eth_stats_get(uint8_t port_id, struct rte_eth_stats *stats)
1397 struct rte_eth_dev *dev;
1399 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1401 dev = &rte_eth_devices[port_id];
1402 memset(stats, 0, sizeof(*stats));
1404 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->stats_get, -ENOTSUP);
1405 stats->rx_nombuf = dev->data->rx_mbuf_alloc_failed;
1406 (*dev->dev_ops->stats_get)(dev, stats);
1411 rte_eth_stats_reset(uint8_t port_id)
1413 struct rte_eth_dev *dev;
1415 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1416 dev = &rte_eth_devices[port_id];
1418 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->stats_reset);
1419 (*dev->dev_ops->stats_reset)(dev);
1420 dev->data->rx_mbuf_alloc_failed = 0;
1424 get_xstats_count(uint8_t port_id)
1426 struct rte_eth_dev *dev;
1429 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1430 dev = &rte_eth_devices[port_id];
1431 if (dev->dev_ops->xstats_get_names != NULL) {
1432 count = (*dev->dev_ops->xstats_get_names)(dev, NULL, 0);
1437 count += RTE_NB_STATS;
1438 count += RTE_MIN(dev->data->nb_rx_queues, RTE_ETHDEV_QUEUE_STAT_CNTRS) *
1440 count += RTE_MIN(dev->data->nb_tx_queues, RTE_ETHDEV_QUEUE_STAT_CNTRS) *
1446 rte_eth_xstats_get_names(uint8_t port_id,
1447 struct rte_eth_xstat_name *xstats_names,
1450 struct rte_eth_dev *dev;
1451 int cnt_used_entries;
1452 int cnt_expected_entries;
1453 int cnt_driver_entries;
1454 uint32_t idx, id_queue;
1457 cnt_expected_entries = get_xstats_count(port_id);
1458 if (xstats_names == NULL || cnt_expected_entries < 0 ||
1459 (int)size < cnt_expected_entries)
1460 return cnt_expected_entries;
1462 /* port_id checked in get_xstats_count() */
1463 dev = &rte_eth_devices[port_id];
1464 cnt_used_entries = 0;
1466 for (idx = 0; idx < RTE_NB_STATS; idx++) {
1467 snprintf(xstats_names[cnt_used_entries].name,
1468 sizeof(xstats_names[0].name),
1469 "%s", rte_stats_strings[idx].name);
1472 num_q = RTE_MIN(dev->data->nb_rx_queues, RTE_ETHDEV_QUEUE_STAT_CNTRS);
1473 for (id_queue = 0; id_queue < num_q; id_queue++) {
1474 for (idx = 0; idx < RTE_NB_RXQ_STATS; idx++) {
1475 snprintf(xstats_names[cnt_used_entries].name,
1476 sizeof(xstats_names[0].name),
1478 id_queue, rte_rxq_stats_strings[idx].name);
1483 num_q = RTE_MIN(dev->data->nb_tx_queues, RTE_ETHDEV_QUEUE_STAT_CNTRS);
1484 for (id_queue = 0; id_queue < num_q; id_queue++) {
1485 for (idx = 0; idx < RTE_NB_TXQ_STATS; idx++) {
1486 snprintf(xstats_names[cnt_used_entries].name,
1487 sizeof(xstats_names[0].name),
1489 id_queue, rte_txq_stats_strings[idx].name);
1494 if (dev->dev_ops->xstats_get_names != NULL) {
1495 /* If there are any driver-specific xstats, append them
1498 cnt_driver_entries = (*dev->dev_ops->xstats_get_names)(
1500 xstats_names + cnt_used_entries,
1501 size - cnt_used_entries);
1502 if (cnt_driver_entries < 0)
1503 return cnt_driver_entries;
1504 cnt_used_entries += cnt_driver_entries;
1507 return cnt_used_entries;
1510 /* retrieve ethdev extended statistics */
1512 rte_eth_xstats_get(uint8_t port_id, struct rte_eth_xstat *xstats,
1515 struct rte_eth_stats eth_stats;
1516 struct rte_eth_dev *dev;
1517 unsigned count = 0, i, q;
1519 uint64_t val, *stats_ptr;
1520 uint16_t nb_rxqs, nb_txqs;
1522 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
1524 dev = &rte_eth_devices[port_id];
1526 nb_rxqs = RTE_MIN(dev->data->nb_rx_queues, RTE_ETHDEV_QUEUE_STAT_CNTRS);
1527 nb_txqs = RTE_MIN(dev->data->nb_tx_queues, RTE_ETHDEV_QUEUE_STAT_CNTRS);
1529 /* Return generic statistics */
1530 count = RTE_NB_STATS + (nb_rxqs * RTE_NB_RXQ_STATS) +
1531 (nb_txqs * RTE_NB_TXQ_STATS);
1533 /* implemented by the driver */
1534 if (dev->dev_ops->xstats_get != NULL) {
1535 /* Retrieve the xstats from the driver at the end of the
1538 xcount = (*dev->dev_ops->xstats_get)(dev,
1539 xstats ? xstats + count : NULL,
1540 (n > count) ? n - count : 0);
1546 if (n < count + xcount || xstats == NULL)
1547 return count + xcount;
1549 /* now fill the xstats structure */
1551 rte_eth_stats_get(port_id, ð_stats);
1554 for (i = 0; i < RTE_NB_STATS; i++) {
1555 stats_ptr = RTE_PTR_ADD(ð_stats,
1556 rte_stats_strings[i].offset);
1558 xstats[count++].value = val;
1562 for (q = 0; q < nb_rxqs; q++) {
1563 for (i = 0; i < RTE_NB_RXQ_STATS; i++) {
1564 stats_ptr = RTE_PTR_ADD(ð_stats,
1565 rte_rxq_stats_strings[i].offset +
1566 q * sizeof(uint64_t));
1568 xstats[count++].value = val;
1573 for (q = 0; q < nb_txqs; q++) {
1574 for (i = 0; i < RTE_NB_TXQ_STATS; i++) {
1575 stats_ptr = RTE_PTR_ADD(ð_stats,
1576 rte_txq_stats_strings[i].offset +
1577 q * sizeof(uint64_t));
1579 xstats[count++].value = val;
1583 for (i = 0; i < count; i++)
1585 /* add an offset to driver-specific stats */
1586 for ( ; i < count + xcount; i++)
1587 xstats[i].id += count;
1589 return count + xcount;
1592 /* reset ethdev extended statistics */
1594 rte_eth_xstats_reset(uint8_t port_id)
1596 struct rte_eth_dev *dev;
1598 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1599 dev = &rte_eth_devices[port_id];
1601 /* implemented by the driver */
1602 if (dev->dev_ops->xstats_reset != NULL) {
1603 (*dev->dev_ops->xstats_reset)(dev);
1607 /* fallback to default */
1608 rte_eth_stats_reset(port_id);
1612 set_queue_stats_mapping(uint8_t port_id, uint16_t queue_id, uint8_t stat_idx,
1615 struct rte_eth_dev *dev;
1617 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1619 dev = &rte_eth_devices[port_id];
1621 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->queue_stats_mapping_set, -ENOTSUP);
1623 if (is_rx && (queue_id >= dev->data->nb_rx_queues))
1626 if (!is_rx && (queue_id >= dev->data->nb_tx_queues))
1629 if (stat_idx >= RTE_ETHDEV_QUEUE_STAT_CNTRS)
1632 return (*dev->dev_ops->queue_stats_mapping_set)
1633 (dev, queue_id, stat_idx, is_rx);
1638 rte_eth_dev_set_tx_queue_stats_mapping(uint8_t port_id, uint16_t tx_queue_id,
1641 return set_queue_stats_mapping(port_id, tx_queue_id, stat_idx,
1647 rte_eth_dev_set_rx_queue_stats_mapping(uint8_t port_id, uint16_t rx_queue_id,
1650 return set_queue_stats_mapping(port_id, rx_queue_id, stat_idx,
1655 rte_eth_dev_info_get(uint8_t port_id, struct rte_eth_dev_info *dev_info)
1657 struct rte_eth_dev *dev;
1658 const struct rte_eth_desc_lim lim = {
1659 .nb_max = UINT16_MAX,
1664 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1665 dev = &rte_eth_devices[port_id];
1667 memset(dev_info, 0, sizeof(struct rte_eth_dev_info));
1668 dev_info->rx_desc_lim = lim;
1669 dev_info->tx_desc_lim = lim;
1671 RTE_FUNC_PTR_OR_RET(*dev->dev_ops->dev_infos_get);
1672 (*dev->dev_ops->dev_infos_get)(dev, dev_info);
1673 dev_info->pci_dev = dev->pci_dev;
1674 dev_info->driver_name = dev->data->drv_name;
1675 dev_info->nb_rx_queues = dev->data->nb_rx_queues;
1676 dev_info->nb_tx_queues = dev->data->nb_tx_queues;
1680 rte_eth_dev_get_supported_ptypes(uint8_t port_id, uint32_t ptype_mask,
1681 uint32_t *ptypes, int num)
1684 struct rte_eth_dev *dev;
1685 const uint32_t *all_ptypes;
1687 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1688 dev = &rte_eth_devices[port_id];
1689 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_supported_ptypes_get, 0);
1690 all_ptypes = (*dev->dev_ops->dev_supported_ptypes_get)(dev);
1695 for (i = 0, j = 0; all_ptypes[i] != RTE_PTYPE_UNKNOWN; ++i)
1696 if (all_ptypes[i] & ptype_mask) {
1698 ptypes[j] = all_ptypes[i];
1706 rte_eth_macaddr_get(uint8_t port_id, struct ether_addr *mac_addr)
1708 struct rte_eth_dev *dev;
1710 RTE_ETH_VALID_PORTID_OR_RET(port_id);
1711 dev = &rte_eth_devices[port_id];
1712 ether_addr_copy(&dev->data->mac_addrs[0], mac_addr);
1717 rte_eth_dev_get_mtu(uint8_t port_id, uint16_t *mtu)
1719 struct rte_eth_dev *dev;
1721 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1723 dev = &rte_eth_devices[port_id];
1724 *mtu = dev->data->mtu;
1729 rte_eth_dev_set_mtu(uint8_t port_id, uint16_t mtu)
1732 struct rte_eth_dev *dev;
1734 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1735 dev = &rte_eth_devices[port_id];
1736 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->mtu_set, -ENOTSUP);
1738 ret = (*dev->dev_ops->mtu_set)(dev, mtu);
1740 dev->data->mtu = mtu;
1746 rte_eth_dev_vlan_filter(uint8_t port_id, uint16_t vlan_id, int on)
1748 struct rte_eth_dev *dev;
1750 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1751 dev = &rte_eth_devices[port_id];
1752 if (!(dev->data->dev_conf.rxmode.hw_vlan_filter)) {
1753 RTE_PMD_DEBUG_TRACE("port %d: vlan-filtering disabled\n", port_id);
1757 if (vlan_id > 4095) {
1758 RTE_PMD_DEBUG_TRACE("(port_id=%d) invalid vlan_id=%u > 4095\n",
1759 port_id, (unsigned) vlan_id);
1762 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->vlan_filter_set, -ENOTSUP);
1764 return (*dev->dev_ops->vlan_filter_set)(dev, vlan_id, on);
1768 rte_eth_dev_set_vlan_strip_on_queue(uint8_t port_id, uint16_t rx_queue_id, int on)
1770 struct rte_eth_dev *dev;
1772 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1773 dev = &rte_eth_devices[port_id];
1774 if (rx_queue_id >= dev->data->nb_rx_queues) {
1775 RTE_PMD_DEBUG_TRACE("Invalid rx_queue_id=%d\n", port_id);
1779 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->vlan_strip_queue_set, -ENOTSUP);
1780 (*dev->dev_ops->vlan_strip_queue_set)(dev, rx_queue_id, on);
1786 rte_eth_dev_set_vlan_ether_type(uint8_t port_id,
1787 enum rte_vlan_type vlan_type,
1790 struct rte_eth_dev *dev;
1792 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1793 dev = &rte_eth_devices[port_id];
1794 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->vlan_tpid_set, -ENOTSUP);
1796 return (*dev->dev_ops->vlan_tpid_set)(dev, vlan_type, tpid);
1800 rte_eth_dev_set_vlan_offload(uint8_t port_id, int offload_mask)
1802 struct rte_eth_dev *dev;
1807 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1808 dev = &rte_eth_devices[port_id];
1810 /*check which option changed by application*/
1811 cur = !!(offload_mask & ETH_VLAN_STRIP_OFFLOAD);
1812 org = !!(dev->data->dev_conf.rxmode.hw_vlan_strip);
1814 dev->data->dev_conf.rxmode.hw_vlan_strip = (uint8_t)cur;
1815 mask |= ETH_VLAN_STRIP_MASK;
1818 cur = !!(offload_mask & ETH_VLAN_FILTER_OFFLOAD);
1819 org = !!(dev->data->dev_conf.rxmode.hw_vlan_filter);
1821 dev->data->dev_conf.rxmode.hw_vlan_filter = (uint8_t)cur;
1822 mask |= ETH_VLAN_FILTER_MASK;
1825 cur = !!(offload_mask & ETH_VLAN_EXTEND_OFFLOAD);
1826 org = !!(dev->data->dev_conf.rxmode.hw_vlan_extend);
1828 dev->data->dev_conf.rxmode.hw_vlan_extend = (uint8_t)cur;
1829 mask |= ETH_VLAN_EXTEND_MASK;
1836 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->vlan_offload_set, -ENOTSUP);
1837 (*dev->dev_ops->vlan_offload_set)(dev, mask);
1843 rte_eth_dev_get_vlan_offload(uint8_t port_id)
1845 struct rte_eth_dev *dev;
1848 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1849 dev = &rte_eth_devices[port_id];
1851 if (dev->data->dev_conf.rxmode.hw_vlan_strip)
1852 ret |= ETH_VLAN_STRIP_OFFLOAD;
1854 if (dev->data->dev_conf.rxmode.hw_vlan_filter)
1855 ret |= ETH_VLAN_FILTER_OFFLOAD;
1857 if (dev->data->dev_conf.rxmode.hw_vlan_extend)
1858 ret |= ETH_VLAN_EXTEND_OFFLOAD;
1864 rte_eth_dev_set_vlan_pvid(uint8_t port_id, uint16_t pvid, int on)
1866 struct rte_eth_dev *dev;
1868 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1869 dev = &rte_eth_devices[port_id];
1870 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->vlan_pvid_set, -ENOTSUP);
1871 (*dev->dev_ops->vlan_pvid_set)(dev, pvid, on);
1877 rte_eth_dev_flow_ctrl_get(uint8_t port_id, struct rte_eth_fc_conf *fc_conf)
1879 struct rte_eth_dev *dev;
1881 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1882 dev = &rte_eth_devices[port_id];
1883 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->flow_ctrl_get, -ENOTSUP);
1884 memset(fc_conf, 0, sizeof(*fc_conf));
1885 return (*dev->dev_ops->flow_ctrl_get)(dev, fc_conf);
1889 rte_eth_dev_flow_ctrl_set(uint8_t port_id, struct rte_eth_fc_conf *fc_conf)
1891 struct rte_eth_dev *dev;
1893 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1894 if ((fc_conf->send_xon != 0) && (fc_conf->send_xon != 1)) {
1895 RTE_PMD_DEBUG_TRACE("Invalid send_xon, only 0/1 allowed\n");
1899 dev = &rte_eth_devices[port_id];
1900 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->flow_ctrl_set, -ENOTSUP);
1901 return (*dev->dev_ops->flow_ctrl_set)(dev, fc_conf);
1905 rte_eth_dev_priority_flow_ctrl_set(uint8_t port_id, struct rte_eth_pfc_conf *pfc_conf)
1907 struct rte_eth_dev *dev;
1909 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1910 if (pfc_conf->priority > (ETH_DCB_NUM_USER_PRIORITIES - 1)) {
1911 RTE_PMD_DEBUG_TRACE("Invalid priority, only 0-7 allowed\n");
1915 dev = &rte_eth_devices[port_id];
1916 /* High water, low water validation are device specific */
1917 if (*dev->dev_ops->priority_flow_ctrl_set)
1918 return (*dev->dev_ops->priority_flow_ctrl_set)(dev, pfc_conf);
1923 rte_eth_check_reta_mask(struct rte_eth_rss_reta_entry64 *reta_conf,
1931 if (reta_size != RTE_ALIGN(reta_size, RTE_RETA_GROUP_SIZE)) {
1932 RTE_PMD_DEBUG_TRACE("Invalid reta size, should be %u aligned\n",
1933 RTE_RETA_GROUP_SIZE);
1937 num = reta_size / RTE_RETA_GROUP_SIZE;
1938 for (i = 0; i < num; i++) {
1939 if (reta_conf[i].mask)
1947 rte_eth_check_reta_entry(struct rte_eth_rss_reta_entry64 *reta_conf,
1951 uint16_t i, idx, shift;
1957 RTE_PMD_DEBUG_TRACE("No receive queue is available\n");
1961 for (i = 0; i < reta_size; i++) {
1962 idx = i / RTE_RETA_GROUP_SIZE;
1963 shift = i % RTE_RETA_GROUP_SIZE;
1964 if ((reta_conf[idx].mask & (1ULL << shift)) &&
1965 (reta_conf[idx].reta[shift] >= max_rxq)) {
1966 RTE_PMD_DEBUG_TRACE("reta_conf[%u]->reta[%u]: %u exceeds "
1967 "the maximum rxq index: %u\n", idx, shift,
1968 reta_conf[idx].reta[shift], max_rxq);
1977 rte_eth_dev_rss_reta_update(uint8_t port_id,
1978 struct rte_eth_rss_reta_entry64 *reta_conf,
1981 struct rte_eth_dev *dev;
1984 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
1985 /* Check mask bits */
1986 ret = rte_eth_check_reta_mask(reta_conf, reta_size);
1990 dev = &rte_eth_devices[port_id];
1992 /* Check entry value */
1993 ret = rte_eth_check_reta_entry(reta_conf, reta_size,
1994 dev->data->nb_rx_queues);
1998 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->reta_update, -ENOTSUP);
1999 return (*dev->dev_ops->reta_update)(dev, reta_conf, reta_size);
2003 rte_eth_dev_rss_reta_query(uint8_t port_id,
2004 struct rte_eth_rss_reta_entry64 *reta_conf,
2007 struct rte_eth_dev *dev;
2010 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2012 /* Check mask bits */
2013 ret = rte_eth_check_reta_mask(reta_conf, reta_size);
2017 dev = &rte_eth_devices[port_id];
2018 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->reta_query, -ENOTSUP);
2019 return (*dev->dev_ops->reta_query)(dev, reta_conf, reta_size);
2023 rte_eth_dev_rss_hash_update(uint8_t port_id, struct rte_eth_rss_conf *rss_conf)
2025 struct rte_eth_dev *dev;
2026 uint16_t rss_hash_protos;
2028 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2029 rss_hash_protos = rss_conf->rss_hf;
2030 if ((rss_hash_protos != 0) &&
2031 ((rss_hash_protos & ETH_RSS_PROTO_MASK) == 0)) {
2032 RTE_PMD_DEBUG_TRACE("Invalid rss_hash_protos=0x%x\n",
2036 dev = &rte_eth_devices[port_id];
2037 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rss_hash_update, -ENOTSUP);
2038 return (*dev->dev_ops->rss_hash_update)(dev, rss_conf);
2042 rte_eth_dev_rss_hash_conf_get(uint8_t port_id,
2043 struct rte_eth_rss_conf *rss_conf)
2045 struct rte_eth_dev *dev;
2047 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2048 dev = &rte_eth_devices[port_id];
2049 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rss_hash_conf_get, -ENOTSUP);
2050 return (*dev->dev_ops->rss_hash_conf_get)(dev, rss_conf);
2054 rte_eth_dev_udp_tunnel_port_add(uint8_t port_id,
2055 struct rte_eth_udp_tunnel *udp_tunnel)
2057 struct rte_eth_dev *dev;
2059 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2060 if (udp_tunnel == NULL) {
2061 RTE_PMD_DEBUG_TRACE("Invalid udp_tunnel parameter\n");
2065 if (udp_tunnel->prot_type >= RTE_TUNNEL_TYPE_MAX) {
2066 RTE_PMD_DEBUG_TRACE("Invalid tunnel type\n");
2070 dev = &rte_eth_devices[port_id];
2071 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->udp_tunnel_port_add, -ENOTSUP);
2072 return (*dev->dev_ops->udp_tunnel_port_add)(dev, udp_tunnel);
2076 rte_eth_dev_udp_tunnel_port_delete(uint8_t port_id,
2077 struct rte_eth_udp_tunnel *udp_tunnel)
2079 struct rte_eth_dev *dev;
2081 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2082 dev = &rte_eth_devices[port_id];
2084 if (udp_tunnel == NULL) {
2085 RTE_PMD_DEBUG_TRACE("Invalid udp_tunnel parameter\n");
2089 if (udp_tunnel->prot_type >= RTE_TUNNEL_TYPE_MAX) {
2090 RTE_PMD_DEBUG_TRACE("Invalid tunnel type\n");
2094 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->udp_tunnel_port_del, -ENOTSUP);
2095 return (*dev->dev_ops->udp_tunnel_port_del)(dev, udp_tunnel);
2099 rte_eth_led_on(uint8_t port_id)
2101 struct rte_eth_dev *dev;
2103 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2104 dev = &rte_eth_devices[port_id];
2105 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_led_on, -ENOTSUP);
2106 return (*dev->dev_ops->dev_led_on)(dev);
2110 rte_eth_led_off(uint8_t port_id)
2112 struct rte_eth_dev *dev;
2114 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2115 dev = &rte_eth_devices[port_id];
2116 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->dev_led_off, -ENOTSUP);
2117 return (*dev->dev_ops->dev_led_off)(dev);
2121 * Returns index into MAC address array of addr. Use 00:00:00:00:00:00 to find
2125 get_mac_addr_index(uint8_t port_id, const struct ether_addr *addr)
2127 struct rte_eth_dev_info dev_info;
2128 struct rte_eth_dev *dev = &rte_eth_devices[port_id];
2131 rte_eth_dev_info_get(port_id, &dev_info);
2133 for (i = 0; i < dev_info.max_mac_addrs; i++)
2134 if (memcmp(addr, &dev->data->mac_addrs[i], ETHER_ADDR_LEN) == 0)
2140 static const struct ether_addr null_mac_addr;
2143 rte_eth_dev_mac_addr_add(uint8_t port_id, struct ether_addr *addr,
2146 struct rte_eth_dev *dev;
2150 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2151 dev = &rte_eth_devices[port_id];
2152 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->mac_addr_add, -ENOTSUP);
2154 if (is_zero_ether_addr(addr)) {
2155 RTE_PMD_DEBUG_TRACE("port %d: Cannot add NULL MAC address\n",
2159 if (pool >= ETH_64_POOLS) {
2160 RTE_PMD_DEBUG_TRACE("pool id must be 0-%d\n", ETH_64_POOLS - 1);
2164 index = get_mac_addr_index(port_id, addr);
2166 index = get_mac_addr_index(port_id, &null_mac_addr);
2168 RTE_PMD_DEBUG_TRACE("port %d: MAC address array full\n",
2173 pool_mask = dev->data->mac_pool_sel[index];
2175 /* Check if both MAC address and pool is already there, and do nothing */
2176 if (pool_mask & (1ULL << pool))
2181 (*dev->dev_ops->mac_addr_add)(dev, addr, index, pool);
2183 /* Update address in NIC data structure */
2184 ether_addr_copy(addr, &dev->data->mac_addrs[index]);
2186 /* Update pool bitmap in NIC data structure */
2187 dev->data->mac_pool_sel[index] |= (1ULL << pool);
2193 rte_eth_dev_mac_addr_remove(uint8_t port_id, struct ether_addr *addr)
2195 struct rte_eth_dev *dev;
2198 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2199 dev = &rte_eth_devices[port_id];
2200 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->mac_addr_remove, -ENOTSUP);
2202 index = get_mac_addr_index(port_id, addr);
2204 RTE_PMD_DEBUG_TRACE("port %d: Cannot remove default MAC address\n", port_id);
2206 } else if (index < 0)
2207 return 0; /* Do nothing if address wasn't found */
2210 (*dev->dev_ops->mac_addr_remove)(dev, index);
2212 /* Update address in NIC data structure */
2213 ether_addr_copy(&null_mac_addr, &dev->data->mac_addrs[index]);
2215 /* reset pool bitmap */
2216 dev->data->mac_pool_sel[index] = 0;
2222 rte_eth_dev_default_mac_addr_set(uint8_t port_id, struct ether_addr *addr)
2224 struct rte_eth_dev *dev;
2226 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2228 if (!is_valid_assigned_ether_addr(addr))
2231 dev = &rte_eth_devices[port_id];
2232 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->mac_addr_set, -ENOTSUP);
2234 /* Update default address in NIC data structure */
2235 ether_addr_copy(addr, &dev->data->mac_addrs[0]);
2237 (*dev->dev_ops->mac_addr_set)(dev, addr);
2243 rte_eth_dev_set_vf_rxmode(uint8_t port_id, uint16_t vf,
2244 uint16_t rx_mode, uint8_t on)
2247 struct rte_eth_dev *dev;
2248 struct rte_eth_dev_info dev_info;
2250 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2252 dev = &rte_eth_devices[port_id];
2253 rte_eth_dev_info_get(port_id, &dev_info);
2255 num_vfs = dev_info.max_vfs;
2257 RTE_PMD_DEBUG_TRACE("set VF RX mode:invalid VF id %d\n", vf);
2262 RTE_PMD_DEBUG_TRACE("set VF RX mode:mode mask ca not be zero\n");
2265 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->set_vf_rx_mode, -ENOTSUP);
2266 return (*dev->dev_ops->set_vf_rx_mode)(dev, vf, rx_mode, on);
2270 * Returns index into MAC address array of addr. Use 00:00:00:00:00:00 to find
2274 get_hash_mac_addr_index(uint8_t port_id, const struct ether_addr *addr)
2276 struct rte_eth_dev_info dev_info;
2277 struct rte_eth_dev *dev = &rte_eth_devices[port_id];
2280 rte_eth_dev_info_get(port_id, &dev_info);
2281 if (!dev->data->hash_mac_addrs)
2284 for (i = 0; i < dev_info.max_hash_mac_addrs; i++)
2285 if (memcmp(addr, &dev->data->hash_mac_addrs[i],
2286 ETHER_ADDR_LEN) == 0)
2293 rte_eth_dev_uc_hash_table_set(uint8_t port_id, struct ether_addr *addr,
2298 struct rte_eth_dev *dev;
2300 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2302 dev = &rte_eth_devices[port_id];
2303 if (is_zero_ether_addr(addr)) {
2304 RTE_PMD_DEBUG_TRACE("port %d: Cannot add NULL MAC address\n",
2309 index = get_hash_mac_addr_index(port_id, addr);
2310 /* Check if it's already there, and do nothing */
2311 if ((index >= 0) && (on))
2316 RTE_PMD_DEBUG_TRACE("port %d: the MAC address was not "
2317 "set in UTA\n", port_id);
2321 index = get_hash_mac_addr_index(port_id, &null_mac_addr);
2323 RTE_PMD_DEBUG_TRACE("port %d: MAC address array full\n",
2329 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->uc_hash_table_set, -ENOTSUP);
2330 ret = (*dev->dev_ops->uc_hash_table_set)(dev, addr, on);
2332 /* Update address in NIC data structure */
2334 ether_addr_copy(addr,
2335 &dev->data->hash_mac_addrs[index]);
2337 ether_addr_copy(&null_mac_addr,
2338 &dev->data->hash_mac_addrs[index]);
2345 rte_eth_dev_uc_all_hash_table_set(uint8_t port_id, uint8_t on)
2347 struct rte_eth_dev *dev;
2349 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2351 dev = &rte_eth_devices[port_id];
2353 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->uc_all_hash_table_set, -ENOTSUP);
2354 return (*dev->dev_ops->uc_all_hash_table_set)(dev, on);
2358 rte_eth_dev_set_vf_rx(uint8_t port_id, uint16_t vf, uint8_t on)
2361 struct rte_eth_dev *dev;
2362 struct rte_eth_dev_info dev_info;
2364 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2366 dev = &rte_eth_devices[port_id];
2367 rte_eth_dev_info_get(port_id, &dev_info);
2369 num_vfs = dev_info.max_vfs;
2371 RTE_PMD_DEBUG_TRACE("port %d: invalid vf id\n", port_id);
2375 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->set_vf_rx, -ENOTSUP);
2376 return (*dev->dev_ops->set_vf_rx)(dev, vf, on);
2380 rte_eth_dev_set_vf_tx(uint8_t port_id, uint16_t vf, uint8_t on)
2383 struct rte_eth_dev *dev;
2384 struct rte_eth_dev_info dev_info;
2386 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2388 dev = &rte_eth_devices[port_id];
2389 rte_eth_dev_info_get(port_id, &dev_info);
2391 num_vfs = dev_info.max_vfs;
2393 RTE_PMD_DEBUG_TRACE("set pool tx:invalid pool id=%d\n", vf);
2397 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->set_vf_tx, -ENOTSUP);
2398 return (*dev->dev_ops->set_vf_tx)(dev, vf, on);
2402 rte_eth_dev_set_vf_vlan_filter(uint8_t port_id, uint16_t vlan_id,
2403 uint64_t vf_mask, uint8_t vlan_on)
2405 struct rte_eth_dev *dev;
2407 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2409 dev = &rte_eth_devices[port_id];
2411 if (vlan_id > ETHER_MAX_VLAN_ID) {
2412 RTE_PMD_DEBUG_TRACE("VF VLAN filter:invalid VLAN id=%d\n",
2418 RTE_PMD_DEBUG_TRACE("VF VLAN filter:pool_mask can not be 0\n");
2422 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->set_vf_vlan_filter, -ENOTSUP);
2423 return (*dev->dev_ops->set_vf_vlan_filter)(dev, vlan_id,
2427 int rte_eth_set_queue_rate_limit(uint8_t port_id, uint16_t queue_idx,
2430 struct rte_eth_dev *dev;
2431 struct rte_eth_dev_info dev_info;
2432 struct rte_eth_link link;
2434 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2436 dev = &rte_eth_devices[port_id];
2437 rte_eth_dev_info_get(port_id, &dev_info);
2438 link = dev->data->dev_link;
2440 if (queue_idx > dev_info.max_tx_queues) {
2441 RTE_PMD_DEBUG_TRACE("set queue rate limit:port %d: "
2442 "invalid queue id=%d\n", port_id, queue_idx);
2446 if (tx_rate > link.link_speed) {
2447 RTE_PMD_DEBUG_TRACE("set queue rate limit:invalid tx_rate=%d, "
2448 "bigger than link speed= %d\n",
2449 tx_rate, link.link_speed);
2453 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->set_queue_rate_limit, -ENOTSUP);
2454 return (*dev->dev_ops->set_queue_rate_limit)(dev, queue_idx, tx_rate);
2457 int rte_eth_set_vf_rate_limit(uint8_t port_id, uint16_t vf, uint16_t tx_rate,
2460 struct rte_eth_dev *dev;
2461 struct rte_eth_dev_info dev_info;
2462 struct rte_eth_link link;
2467 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2469 dev = &rte_eth_devices[port_id];
2470 rte_eth_dev_info_get(port_id, &dev_info);
2471 link = dev->data->dev_link;
2473 if (vf > dev_info.max_vfs) {
2474 RTE_PMD_DEBUG_TRACE("set VF rate limit:port %d: "
2475 "invalid vf id=%d\n", port_id, vf);
2479 if (tx_rate > link.link_speed) {
2480 RTE_PMD_DEBUG_TRACE("set VF rate limit:invalid tx_rate=%d, "
2481 "bigger than link speed= %d\n",
2482 tx_rate, link.link_speed);
2486 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->set_vf_rate_limit, -ENOTSUP);
2487 return (*dev->dev_ops->set_vf_rate_limit)(dev, vf, tx_rate, q_msk);
2491 rte_eth_mirror_rule_set(uint8_t port_id,
2492 struct rte_eth_mirror_conf *mirror_conf,
2493 uint8_t rule_id, uint8_t on)
2495 struct rte_eth_dev *dev = &rte_eth_devices[port_id];
2497 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2498 if (mirror_conf->rule_type == 0) {
2499 RTE_PMD_DEBUG_TRACE("mirror rule type can not be 0.\n");
2503 if (mirror_conf->dst_pool >= ETH_64_POOLS) {
2504 RTE_PMD_DEBUG_TRACE("Invalid dst pool, pool id must be 0-%d\n",
2509 if ((mirror_conf->rule_type & (ETH_MIRROR_VIRTUAL_POOL_UP |
2510 ETH_MIRROR_VIRTUAL_POOL_DOWN)) &&
2511 (mirror_conf->pool_mask == 0)) {
2512 RTE_PMD_DEBUG_TRACE("Invalid mirror pool, pool mask can not be 0.\n");
2516 if ((mirror_conf->rule_type & ETH_MIRROR_VLAN) &&
2517 mirror_conf->vlan.vlan_mask == 0) {
2518 RTE_PMD_DEBUG_TRACE("Invalid vlan mask, vlan mask can not be 0.\n");
2522 dev = &rte_eth_devices[port_id];
2523 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->mirror_rule_set, -ENOTSUP);
2525 return (*dev->dev_ops->mirror_rule_set)(dev, mirror_conf, rule_id, on);
2529 rte_eth_mirror_rule_reset(uint8_t port_id, uint8_t rule_id)
2531 struct rte_eth_dev *dev = &rte_eth_devices[port_id];
2533 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2535 dev = &rte_eth_devices[port_id];
2536 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->mirror_rule_reset, -ENOTSUP);
2538 return (*dev->dev_ops->mirror_rule_reset)(dev, rule_id);
2542 rte_eth_dev_callback_register(uint8_t port_id,
2543 enum rte_eth_event_type event,
2544 rte_eth_dev_cb_fn cb_fn, void *cb_arg)
2546 struct rte_eth_dev *dev;
2547 struct rte_eth_dev_callback *user_cb;
2552 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
2554 dev = &rte_eth_devices[port_id];
2555 rte_spinlock_lock(&rte_eth_dev_cb_lock);
2557 TAILQ_FOREACH(user_cb, &(dev->link_intr_cbs), next) {
2558 if (user_cb->cb_fn == cb_fn &&
2559 user_cb->cb_arg == cb_arg &&
2560 user_cb->event == event) {
2565 /* create a new callback. */
2566 if (user_cb == NULL) {
2567 user_cb = rte_zmalloc("INTR_USER_CALLBACK",
2568 sizeof(struct rte_eth_dev_callback), 0);
2569 if (user_cb != NULL) {
2570 user_cb->cb_fn = cb_fn;
2571 user_cb->cb_arg = cb_arg;
2572 user_cb->event = event;
2573 TAILQ_INSERT_TAIL(&(dev->link_intr_cbs), user_cb, next);
2577 rte_spinlock_unlock(&rte_eth_dev_cb_lock);
2578 return (user_cb == NULL) ? -ENOMEM : 0;
2582 rte_eth_dev_callback_unregister(uint8_t port_id,
2583 enum rte_eth_event_type event,
2584 rte_eth_dev_cb_fn cb_fn, void *cb_arg)
2587 struct rte_eth_dev *dev;
2588 struct rte_eth_dev_callback *cb, *next;
2593 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
2595 dev = &rte_eth_devices[port_id];
2596 rte_spinlock_lock(&rte_eth_dev_cb_lock);
2599 for (cb = TAILQ_FIRST(&dev->link_intr_cbs); cb != NULL; cb = next) {
2601 next = TAILQ_NEXT(cb, next);
2603 if (cb->cb_fn != cb_fn || cb->event != event ||
2604 (cb->cb_arg != (void *)-1 &&
2605 cb->cb_arg != cb_arg))
2609 * if this callback is not executing right now,
2612 if (cb->active == 0) {
2613 TAILQ_REMOVE(&(dev->link_intr_cbs), cb, next);
2620 rte_spinlock_unlock(&rte_eth_dev_cb_lock);
2625 _rte_eth_dev_callback_process(struct rte_eth_dev *dev,
2626 enum rte_eth_event_type event, void *cb_arg)
2628 struct rte_eth_dev_callback *cb_lst;
2629 struct rte_eth_dev_callback dev_cb;
2631 rte_spinlock_lock(&rte_eth_dev_cb_lock);
2632 TAILQ_FOREACH(cb_lst, &(dev->link_intr_cbs), next) {
2633 if (cb_lst->cb_fn == NULL || cb_lst->event != event)
2638 dev_cb.cb_arg = (void *) cb_arg;
2640 rte_spinlock_unlock(&rte_eth_dev_cb_lock);
2641 dev_cb.cb_fn(dev->data->port_id, dev_cb.event,
2643 rte_spinlock_lock(&rte_eth_dev_cb_lock);
2646 rte_spinlock_unlock(&rte_eth_dev_cb_lock);
2650 rte_eth_dev_rx_intr_ctl(uint8_t port_id, int epfd, int op, void *data)
2653 struct rte_eth_dev *dev;
2654 struct rte_intr_handle *intr_handle;
2658 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2660 dev = &rte_eth_devices[port_id];
2661 intr_handle = &dev->pci_dev->intr_handle;
2662 if (!intr_handle->intr_vec) {
2663 RTE_PMD_DEBUG_TRACE("RX Intr vector unset\n");
2667 for (qid = 0; qid < dev->data->nb_rx_queues; qid++) {
2668 vec = intr_handle->intr_vec[qid];
2669 rc = rte_intr_rx_ctl(intr_handle, epfd, op, vec, data);
2670 if (rc && rc != -EEXIST) {
2671 RTE_PMD_DEBUG_TRACE("p %u q %u rx ctl error"
2672 " op %d epfd %d vec %u\n",
2673 port_id, qid, op, epfd, vec);
2680 const struct rte_memzone *
2681 rte_eth_dma_zone_reserve(const struct rte_eth_dev *dev, const char *ring_name,
2682 uint16_t queue_id, size_t size, unsigned align,
2685 char z_name[RTE_MEMZONE_NAMESIZE];
2686 const struct rte_memzone *mz;
2688 snprintf(z_name, sizeof(z_name), "%s_%s_%d_%d",
2689 dev->driver->pci_drv.driver.name, ring_name,
2690 dev->data->port_id, queue_id);
2692 mz = rte_memzone_lookup(z_name);
2696 if (rte_xen_dom0_supported())
2697 return rte_memzone_reserve_bounded(z_name, size, socket_id,
2698 0, align, RTE_PGSIZE_2M);
2700 return rte_memzone_reserve_aligned(z_name, size, socket_id,
2705 rte_eth_dev_rx_intr_ctl_q(uint8_t port_id, uint16_t queue_id,
2706 int epfd, int op, void *data)
2709 struct rte_eth_dev *dev;
2710 struct rte_intr_handle *intr_handle;
2713 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2715 dev = &rte_eth_devices[port_id];
2716 if (queue_id >= dev->data->nb_rx_queues) {
2717 RTE_PMD_DEBUG_TRACE("Invalid RX queue_id=%u\n", queue_id);
2721 intr_handle = &dev->pci_dev->intr_handle;
2722 if (!intr_handle->intr_vec) {
2723 RTE_PMD_DEBUG_TRACE("RX Intr vector unset\n");
2727 vec = intr_handle->intr_vec[queue_id];
2728 rc = rte_intr_rx_ctl(intr_handle, epfd, op, vec, data);
2729 if (rc && rc != -EEXIST) {
2730 RTE_PMD_DEBUG_TRACE("p %u q %u rx ctl error"
2731 " op %d epfd %d vec %u\n",
2732 port_id, queue_id, op, epfd, vec);
2740 rte_eth_dev_rx_intr_enable(uint8_t port_id,
2743 struct rte_eth_dev *dev;
2745 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2747 dev = &rte_eth_devices[port_id];
2749 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_intr_enable, -ENOTSUP);
2750 return (*dev->dev_ops->rx_queue_intr_enable)(dev, queue_id);
2754 rte_eth_dev_rx_intr_disable(uint8_t port_id,
2757 struct rte_eth_dev *dev;
2759 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2761 dev = &rte_eth_devices[port_id];
2763 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rx_queue_intr_disable, -ENOTSUP);
2764 return (*dev->dev_ops->rx_queue_intr_disable)(dev, queue_id);
2767 #ifdef RTE_NIC_BYPASS
2768 int rte_eth_dev_bypass_init(uint8_t port_id)
2770 struct rte_eth_dev *dev;
2772 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2774 dev = &rte_eth_devices[port_id];
2775 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_init, -ENOTSUP);
2776 (*dev->dev_ops->bypass_init)(dev);
2781 rte_eth_dev_bypass_state_show(uint8_t port_id, uint32_t *state)
2783 struct rte_eth_dev *dev;
2785 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2787 dev = &rte_eth_devices[port_id];
2788 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_state_show, -ENOTSUP);
2789 (*dev->dev_ops->bypass_state_show)(dev, state);
2794 rte_eth_dev_bypass_state_set(uint8_t port_id, uint32_t *new_state)
2796 struct rte_eth_dev *dev;
2798 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2800 dev = &rte_eth_devices[port_id];
2801 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_state_set, -ENOTSUP);
2802 (*dev->dev_ops->bypass_state_set)(dev, new_state);
2807 rte_eth_dev_bypass_event_show(uint8_t port_id, uint32_t event, uint32_t *state)
2809 struct rte_eth_dev *dev;
2811 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2813 dev = &rte_eth_devices[port_id];
2814 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_state_show, -ENOTSUP);
2815 (*dev->dev_ops->bypass_event_show)(dev, event, state);
2820 rte_eth_dev_bypass_event_store(uint8_t port_id, uint32_t event, uint32_t state)
2822 struct rte_eth_dev *dev;
2824 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2826 dev = &rte_eth_devices[port_id];
2828 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_event_set, -ENOTSUP);
2829 (*dev->dev_ops->bypass_event_set)(dev, event, state);
2834 rte_eth_dev_wd_timeout_store(uint8_t port_id, uint32_t timeout)
2836 struct rte_eth_dev *dev;
2838 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2840 dev = &rte_eth_devices[port_id];
2842 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_wd_timeout_set, -ENOTSUP);
2843 (*dev->dev_ops->bypass_wd_timeout_set)(dev, timeout);
2848 rte_eth_dev_bypass_ver_show(uint8_t port_id, uint32_t *ver)
2850 struct rte_eth_dev *dev;
2852 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2854 dev = &rte_eth_devices[port_id];
2856 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_ver_show, -ENOTSUP);
2857 (*dev->dev_ops->bypass_ver_show)(dev, ver);
2862 rte_eth_dev_bypass_wd_timeout_show(uint8_t port_id, uint32_t *wd_timeout)
2864 struct rte_eth_dev *dev;
2866 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2868 dev = &rte_eth_devices[port_id];
2870 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_wd_timeout_show, -ENOTSUP);
2871 (*dev->dev_ops->bypass_wd_timeout_show)(dev, wd_timeout);
2876 rte_eth_dev_bypass_wd_reset(uint8_t port_id)
2878 struct rte_eth_dev *dev;
2880 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2882 dev = &rte_eth_devices[port_id];
2884 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->bypass_wd_reset, -ENOTSUP);
2885 (*dev->dev_ops->bypass_wd_reset)(dev);
2891 rte_eth_dev_filter_supported(uint8_t port_id, enum rte_filter_type filter_type)
2893 struct rte_eth_dev *dev;
2895 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2897 dev = &rte_eth_devices[port_id];
2898 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->filter_ctrl, -ENOTSUP);
2899 return (*dev->dev_ops->filter_ctrl)(dev, filter_type,
2900 RTE_ETH_FILTER_NOP, NULL);
2904 rte_eth_dev_filter_ctrl(uint8_t port_id, enum rte_filter_type filter_type,
2905 enum rte_filter_op filter_op, void *arg)
2907 struct rte_eth_dev *dev;
2909 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
2911 dev = &rte_eth_devices[port_id];
2912 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->filter_ctrl, -ENOTSUP);
2913 return (*dev->dev_ops->filter_ctrl)(dev, filter_type, filter_op, arg);
2917 rte_eth_add_rx_callback(uint8_t port_id, uint16_t queue_id,
2918 rte_rx_callback_fn fn, void *user_param)
2920 #ifndef RTE_ETHDEV_RXTX_CALLBACKS
2921 rte_errno = ENOTSUP;
2924 /* check input parameters */
2925 if (!rte_eth_dev_is_valid_port(port_id) || fn == NULL ||
2926 queue_id >= rte_eth_devices[port_id].data->nb_rx_queues) {
2930 struct rte_eth_rxtx_callback *cb = rte_zmalloc(NULL, sizeof(*cb), 0);
2938 cb->param = user_param;
2940 rte_spinlock_lock(&rte_eth_rx_cb_lock);
2941 /* Add the callbacks in fifo order. */
2942 struct rte_eth_rxtx_callback *tail =
2943 rte_eth_devices[port_id].post_rx_burst_cbs[queue_id];
2946 rte_eth_devices[port_id].post_rx_burst_cbs[queue_id] = cb;
2953 rte_spinlock_unlock(&rte_eth_rx_cb_lock);
2959 rte_eth_add_first_rx_callback(uint8_t port_id, uint16_t queue_id,
2960 rte_rx_callback_fn fn, void *user_param)
2962 #ifndef RTE_ETHDEV_RXTX_CALLBACKS
2963 rte_errno = ENOTSUP;
2966 /* check input parameters */
2967 if (!rte_eth_dev_is_valid_port(port_id) || fn == NULL ||
2968 queue_id >= rte_eth_devices[port_id].data->nb_rx_queues) {
2973 struct rte_eth_rxtx_callback *cb = rte_zmalloc(NULL, sizeof(*cb), 0);
2981 cb->param = user_param;
2983 rte_spinlock_lock(&rte_eth_rx_cb_lock);
2984 /* Add the callbacks at fisrt position*/
2985 cb->next = rte_eth_devices[port_id].post_rx_burst_cbs[queue_id];
2987 rte_eth_devices[port_id].post_rx_burst_cbs[queue_id] = cb;
2988 rte_spinlock_unlock(&rte_eth_rx_cb_lock);
2994 rte_eth_add_tx_callback(uint8_t port_id, uint16_t queue_id,
2995 rte_tx_callback_fn fn, void *user_param)
2997 #ifndef RTE_ETHDEV_RXTX_CALLBACKS
2998 rte_errno = ENOTSUP;
3001 /* check input parameters */
3002 if (!rte_eth_dev_is_valid_port(port_id) || fn == NULL ||
3003 queue_id >= rte_eth_devices[port_id].data->nb_tx_queues) {
3008 struct rte_eth_rxtx_callback *cb = rte_zmalloc(NULL, sizeof(*cb), 0);
3016 cb->param = user_param;
3018 rte_spinlock_lock(&rte_eth_tx_cb_lock);
3019 /* Add the callbacks in fifo order. */
3020 struct rte_eth_rxtx_callback *tail =
3021 rte_eth_devices[port_id].pre_tx_burst_cbs[queue_id];
3024 rte_eth_devices[port_id].pre_tx_burst_cbs[queue_id] = cb;
3031 rte_spinlock_unlock(&rte_eth_tx_cb_lock);
3037 rte_eth_remove_rx_callback(uint8_t port_id, uint16_t queue_id,
3038 struct rte_eth_rxtx_callback *user_cb)
3040 #ifndef RTE_ETHDEV_RXTX_CALLBACKS
3043 /* Check input parameters. */
3044 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
3045 if (user_cb == NULL ||
3046 queue_id >= rte_eth_devices[port_id].data->nb_rx_queues)
3049 struct rte_eth_dev *dev = &rte_eth_devices[port_id];
3050 struct rte_eth_rxtx_callback *cb;
3051 struct rte_eth_rxtx_callback **prev_cb;
3054 rte_spinlock_lock(&rte_eth_rx_cb_lock);
3055 prev_cb = &dev->post_rx_burst_cbs[queue_id];
3056 for (; *prev_cb != NULL; prev_cb = &cb->next) {
3058 if (cb == user_cb) {
3059 /* Remove the user cb from the callback list. */
3060 *prev_cb = cb->next;
3065 rte_spinlock_unlock(&rte_eth_rx_cb_lock);
3071 rte_eth_remove_tx_callback(uint8_t port_id, uint16_t queue_id,
3072 struct rte_eth_rxtx_callback *user_cb)
3074 #ifndef RTE_ETHDEV_RXTX_CALLBACKS
3077 /* Check input parameters. */
3078 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -EINVAL);
3079 if (user_cb == NULL ||
3080 queue_id >= rte_eth_devices[port_id].data->nb_tx_queues)
3083 struct rte_eth_dev *dev = &rte_eth_devices[port_id];
3085 struct rte_eth_rxtx_callback *cb;
3086 struct rte_eth_rxtx_callback **prev_cb;
3088 rte_spinlock_lock(&rte_eth_tx_cb_lock);
3089 prev_cb = &dev->pre_tx_burst_cbs[queue_id];
3090 for (; *prev_cb != NULL; prev_cb = &cb->next) {
3092 if (cb == user_cb) {
3093 /* Remove the user cb from the callback list. */
3094 *prev_cb = cb->next;
3099 rte_spinlock_unlock(&rte_eth_tx_cb_lock);
3105 rte_eth_rx_queue_info_get(uint8_t port_id, uint16_t queue_id,
3106 struct rte_eth_rxq_info *qinfo)
3108 struct rte_eth_dev *dev;
3110 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3115 dev = &rte_eth_devices[port_id];
3116 if (queue_id >= dev->data->nb_rx_queues) {
3117 RTE_PMD_DEBUG_TRACE("Invalid RX queue_id=%d\n", queue_id);
3121 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->rxq_info_get, -ENOTSUP);
3123 memset(qinfo, 0, sizeof(*qinfo));
3124 dev->dev_ops->rxq_info_get(dev, queue_id, qinfo);
3129 rte_eth_tx_queue_info_get(uint8_t port_id, uint16_t queue_id,
3130 struct rte_eth_txq_info *qinfo)
3132 struct rte_eth_dev *dev;
3134 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3139 dev = &rte_eth_devices[port_id];
3140 if (queue_id >= dev->data->nb_tx_queues) {
3141 RTE_PMD_DEBUG_TRACE("Invalid TX queue_id=%d\n", queue_id);
3145 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->txq_info_get, -ENOTSUP);
3147 memset(qinfo, 0, sizeof(*qinfo));
3148 dev->dev_ops->txq_info_get(dev, queue_id, qinfo);
3153 rte_eth_dev_set_mc_addr_list(uint8_t port_id,
3154 struct ether_addr *mc_addr_set,
3155 uint32_t nb_mc_addr)
3157 struct rte_eth_dev *dev;
3159 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3161 dev = &rte_eth_devices[port_id];
3162 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->set_mc_addr_list, -ENOTSUP);
3163 return dev->dev_ops->set_mc_addr_list(dev, mc_addr_set, nb_mc_addr);
3167 rte_eth_timesync_enable(uint8_t port_id)
3169 struct rte_eth_dev *dev;
3171 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3172 dev = &rte_eth_devices[port_id];
3174 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->timesync_enable, -ENOTSUP);
3175 return (*dev->dev_ops->timesync_enable)(dev);
3179 rte_eth_timesync_disable(uint8_t port_id)
3181 struct rte_eth_dev *dev;
3183 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3184 dev = &rte_eth_devices[port_id];
3186 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->timesync_disable, -ENOTSUP);
3187 return (*dev->dev_ops->timesync_disable)(dev);
3191 rte_eth_timesync_read_rx_timestamp(uint8_t port_id, struct timespec *timestamp,
3194 struct rte_eth_dev *dev;
3196 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3197 dev = &rte_eth_devices[port_id];
3199 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->timesync_read_rx_timestamp, -ENOTSUP);
3200 return (*dev->dev_ops->timesync_read_rx_timestamp)(dev, timestamp, flags);
3204 rte_eth_timesync_read_tx_timestamp(uint8_t port_id, struct timespec *timestamp)
3206 struct rte_eth_dev *dev;
3208 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3209 dev = &rte_eth_devices[port_id];
3211 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->timesync_read_tx_timestamp, -ENOTSUP);
3212 return (*dev->dev_ops->timesync_read_tx_timestamp)(dev, timestamp);
3216 rte_eth_timesync_adjust_time(uint8_t port_id, int64_t delta)
3218 struct rte_eth_dev *dev;
3220 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3221 dev = &rte_eth_devices[port_id];
3223 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->timesync_adjust_time, -ENOTSUP);
3224 return (*dev->dev_ops->timesync_adjust_time)(dev, delta);
3228 rte_eth_timesync_read_time(uint8_t port_id, struct timespec *timestamp)
3230 struct rte_eth_dev *dev;
3232 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3233 dev = &rte_eth_devices[port_id];
3235 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->timesync_read_time, -ENOTSUP);
3236 return (*dev->dev_ops->timesync_read_time)(dev, timestamp);
3240 rte_eth_timesync_write_time(uint8_t port_id, const struct timespec *timestamp)
3242 struct rte_eth_dev *dev;
3244 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3245 dev = &rte_eth_devices[port_id];
3247 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->timesync_write_time, -ENOTSUP);
3248 return (*dev->dev_ops->timesync_write_time)(dev, timestamp);
3252 rte_eth_dev_get_reg_info(uint8_t port_id, struct rte_dev_reg_info *info)
3254 struct rte_eth_dev *dev;
3256 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3258 dev = &rte_eth_devices[port_id];
3259 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->get_reg, -ENOTSUP);
3260 return (*dev->dev_ops->get_reg)(dev, info);
3264 rte_eth_dev_get_eeprom_length(uint8_t port_id)
3266 struct rte_eth_dev *dev;
3268 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3270 dev = &rte_eth_devices[port_id];
3271 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->get_eeprom_length, -ENOTSUP);
3272 return (*dev->dev_ops->get_eeprom_length)(dev);
3276 rte_eth_dev_get_eeprom(uint8_t port_id, struct rte_dev_eeprom_info *info)
3278 struct rte_eth_dev *dev;
3280 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3282 dev = &rte_eth_devices[port_id];
3283 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->get_eeprom, -ENOTSUP);
3284 return (*dev->dev_ops->get_eeprom)(dev, info);
3288 rte_eth_dev_set_eeprom(uint8_t port_id, struct rte_dev_eeprom_info *info)
3290 struct rte_eth_dev *dev;
3292 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3294 dev = &rte_eth_devices[port_id];
3295 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->set_eeprom, -ENOTSUP);
3296 return (*dev->dev_ops->set_eeprom)(dev, info);
3300 rte_eth_dev_get_dcb_info(uint8_t port_id,
3301 struct rte_eth_dcb_info *dcb_info)
3303 struct rte_eth_dev *dev;
3305 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3307 dev = &rte_eth_devices[port_id];
3308 memset(dcb_info, 0, sizeof(struct rte_eth_dcb_info));
3310 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->get_dcb_info, -ENOTSUP);
3311 return (*dev->dev_ops->get_dcb_info)(dev, dcb_info);
3315 rte_eth_copy_pci_info(struct rte_eth_dev *eth_dev, struct rte_pci_device *pci_dev)
3317 if ((eth_dev == NULL) || (pci_dev == NULL)) {
3318 RTE_PMD_DEBUG_TRACE("NULL pointer eth_dev=%p pci_dev=%p\n",
3323 eth_dev->data->dev_flags = 0;
3324 if (pci_dev->driver->drv_flags & RTE_PCI_DRV_INTR_LSC)
3325 eth_dev->data->dev_flags |= RTE_ETH_DEV_INTR_LSC;
3326 if (pci_dev->driver->drv_flags & RTE_PCI_DRV_DETACHABLE)
3327 eth_dev->data->dev_flags |= RTE_ETH_DEV_DETACHABLE;
3329 eth_dev->data->kdrv = pci_dev->kdrv;
3330 eth_dev->data->numa_node = pci_dev->device.numa_node;
3331 eth_dev->data->drv_name = pci_dev->driver->driver.name;
3335 rte_eth_dev_l2_tunnel_eth_type_conf(uint8_t port_id,
3336 struct rte_eth_l2_tunnel_conf *l2_tunnel)
3338 struct rte_eth_dev *dev;
3340 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3341 if (l2_tunnel == NULL) {
3342 RTE_PMD_DEBUG_TRACE("Invalid l2_tunnel parameter\n");
3346 if (l2_tunnel->l2_tunnel_type >= RTE_TUNNEL_TYPE_MAX) {
3347 RTE_PMD_DEBUG_TRACE("Invalid tunnel type\n");
3351 dev = &rte_eth_devices[port_id];
3352 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->l2_tunnel_eth_type_conf,
3354 return (*dev->dev_ops->l2_tunnel_eth_type_conf)(dev, l2_tunnel);
3358 rte_eth_dev_l2_tunnel_offload_set(uint8_t port_id,
3359 struct rte_eth_l2_tunnel_conf *l2_tunnel,
3363 struct rte_eth_dev *dev;
3365 RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
3367 if (l2_tunnel == NULL) {
3368 RTE_PMD_DEBUG_TRACE("Invalid l2_tunnel parameter\n");
3372 if (l2_tunnel->l2_tunnel_type >= RTE_TUNNEL_TYPE_MAX) {
3373 RTE_PMD_DEBUG_TRACE("Invalid tunnel type.\n");
3378 RTE_PMD_DEBUG_TRACE("Mask should have a value.\n");
3382 dev = &rte_eth_devices[port_id];
3383 RTE_FUNC_PTR_OR_ERR_RET(*dev->dev_ops->l2_tunnel_offload_set,
3385 return (*dev->dev_ops->l2_tunnel_offload_set)(dev, l2_tunnel, mask, en);