4 Following sections include Throughput Speedup Analysis for VPP multi-
5 core multi-thread configurations with no Hyper-Threading, specifically
6 for tested 2t2c (2threads, 2cores) and 4t4c scenarios. 1t1c throughput
7 results are used as a reference for reported speedup ratio.
8 VPP IPSec encryption is accelerated using DPDK cryptodev
9 library driving Intel Quick Assist (QAT) crypto PCIe hardware cards.
10 Performance is reported for VPP running in multiple configurations of
11 VPP worker thread(s), a.k.a. VPP data plane thread(s), and their
12 physical CPU core(s) placement.
14 CSIT source code for the test cases used for plots can be found in
15 `CSIT git repository <https://git.fd.io/csit/tree/tests/vpp/perf/crypto?h=rls1807>`_.
27 :index:`Speedup: ipsec-3n-hsw-xl710-64b-base_and_scale-ndr`
32 <iframe width="700" height="1000" frameborder="0" scrolling="no" src="../../_static/vpp/ipsec-3n-hsw-xl710-64b-base_and_scale-ndr-tsa.html"></iframe>
40 \graphicspath{{../_build/_static/vpp/}}
41 \includegraphics[clip, trim=0cm 8cm 5cm 0cm, width=0.70\textwidth]{ipsec-3n-hsw-xl710-64b-base_and_scale-ndr-tsa}
42 \label{fig:ipsec-3n-hsw-xl710-64b-base_and_scale-ndr-tsa}
49 :index:`Speedup: ipsec-3n-hsw-xl710-64b-base_and_scale-pdr`
54 <iframe width="700" height="1000" frameborder="0" scrolling="no" src="../../_static/vpp/ipsec-3n-hsw-xl710-64b-base_and_scale-pdr-tsa.html"></iframe>
62 \graphicspath{{../_build/_static/vpp/}}
63 \includegraphics[clip, trim=0cm 8cm 5cm 0cm, width=0.70\textwidth]{ipsec-3n-hsw-xl710-64b-base_and_scale-pdr-tsa}
64 \label{fig:ipsec-3n-hsw-xl710-64b-base_and_scale-pdr-tsa}