Code Review / csit.git / commit
? search:
summary | shortlog | log | commit | commitdiff | review | tree
(parent: 919d9eb) | patch
Tweak TRex cores and RDMA pps limit 62/26262/18
authorVratko Polak <vrpolak@cisco.com>
Tue, 31 Mar 2020 18:10:46 +0000 (20:10 +0200)
committerVratko Polak <vrpolak@cisco.com>
Wed, 1 Apr 2020 14:30:09 +0000 (14:30 +0000)
commit925c5bfcffb2bc6b833a8e64b7f3a06bbca52197
tree3e36b681a3f0696ae907ea542c98e5bb0c31186btree | snapshot
parent919d9ebab430db35c303a26f52be0751962183becommit | diff
Tweak TRex cores and RDMA pps limit

The previous values lead to duration stretching,
which affects MRR results (making receive rate bigger than it really is).

+ Move timestamp for starting of traffic,
  the previous position was too conservative.

Change-Id: Ie983f0d3eacf56d57caa551d1b7fbb87ece6c158
Signed-off-by: Vratko Polak <vrpolak@cisco.com>
resources/libraries/python/Constants.py diff | blob | history
resources/tools/trex/trex_stateless_profile.py diff | blob | history
Integration tests