rls1807 report: added section logical topologies in ../vpp_performance_tests/overview...
[csit.git] / resources / templates / vat / cop_interface.vat
1 cop_interface_enable_disable sw_if_index {sw_if_index} {state}