rls1807 report: added section logical topologies in ../vpp_performance_tests/overview...
[csit.git] / resources / templates / vat / create_bond_interface.vat
1 bond_create {mac} mode {mode} {lb}