rls1807 report: added section logical topologies in ../vpp_performance_tests/overview...
[csit.git] / resources / templates / vat / enable_dpdk_traces.vat
1 exec trace add dpdk-input 50