rls1807 report: added section logical topologies in ../vpp_performance_tests/overview...
[csit.git] / resources / templates / vat / input_acl_int.vat
1 input_acl_set_interface sw_if_index {sw_if_index} {ip_version}-table {table_index}