rls1807 report: added section logical topologies in ../vpp_performance_tests/overview...
[csit.git] / resources / templates / vat / l2_bd_add_sw_if_index.vat
1 sw_interface_set_l2_bridge sw_if_index {sw_if_index} bd_id {bd_id} shg {shg} enable