4 * Copyright(c) Broadcom Limited.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Broadcom Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #include <rte_byteorder.h>
35 #include <rte_common.h>
36 #include <rte_cycles.h>
37 #include <rte_malloc.h>
38 #include <rte_memzone.h>
39 #include <rte_version.h>
43 #include "bnxt_filter.h"
44 #include "bnxt_hwrm.h"
47 #include "bnxt_ring.h"
50 #include "bnxt_vnic.h"
51 #include "hsi_struct_def_dpdk.h"
53 #define HWRM_CMD_TIMEOUT 2000
56 * HWRM Functions (sent to HWRM)
57 * These are named bnxt_hwrm_*() and return -1 if bnxt_hwrm_send_message()
58 * fails (ie: a timeout), and a positive non-zero HWRM error code if the HWRM
59 * command was failed by the ChiMP.
62 static int bnxt_hwrm_send_message_locked(struct bnxt *bp, void *msg,
66 struct input *req = msg;
67 struct output *resp = bp->hwrm_cmd_resp_addr;
72 /* Write request msg to hwrm channel */
73 for (i = 0; i < msg_len; i += 4) {
74 bar = (uint8_t *)bp->bar0 + i;
75 *(volatile uint32_t *)bar = *data;
79 /* Zero the rest of the request space */
80 for (; i < bp->max_req_len; i += 4) {
81 bar = (uint8_t *)bp->bar0 + i;
82 *(volatile uint32_t *)bar = 0;
85 /* Ring channel doorbell */
86 bar = (uint8_t *)bp->bar0 + 0x100;
87 *(volatile uint32_t *)bar = 1;
89 /* Poll for the valid bit */
90 for (i = 0; i < HWRM_CMD_TIMEOUT; i++) {
91 /* Sanity check on the resp->resp_len */
93 if (resp->resp_len && resp->resp_len <=
95 /* Last byte of resp contains the valid key */
96 valid = (uint8_t *)resp + resp->resp_len - 1;
97 if (*valid == HWRM_RESP_VALID_KEY)
103 if (i >= HWRM_CMD_TIMEOUT) {
104 RTE_LOG(ERR, PMD, "Error sending msg %x\n",
114 static int bnxt_hwrm_send_message(struct bnxt *bp, void *msg, uint32_t msg_len)
118 rte_spinlock_lock(&bp->hwrm_lock);
119 rc = bnxt_hwrm_send_message_locked(bp, msg, msg_len);
120 rte_spinlock_unlock(&bp->hwrm_lock);
124 #define HWRM_PREP(req, type, cr, resp) \
125 memset(bp->hwrm_cmd_resp_addr, 0, bp->max_resp_len); \
126 req.req_type = rte_cpu_to_le_16(HWRM_##type); \
127 req.cmpl_ring = rte_cpu_to_le_16(cr); \
128 req.seq_id = rte_cpu_to_le_16(bp->hwrm_cmd_seq++); \
129 req.target_id = rte_cpu_to_le_16(0xffff); \
130 req.resp_addr = rte_cpu_to_le_64(bp->hwrm_cmd_resp_dma_addr)
132 #define HWRM_CHECK_RESULT \
135 RTE_LOG(ERR, PMD, "%s failed rc:%d\n", \
139 if (resp->error_code) { \
140 rc = rte_le_to_cpu_16(resp->error_code); \
141 RTE_LOG(ERR, PMD, "%s error %d\n", __func__, rc); \
146 int bnxt_hwrm_cfa_l2_clear_rx_mask(struct bnxt *bp, struct bnxt_vnic_info *vnic)
149 struct hwrm_cfa_l2_set_rx_mask_input req = {.req_type = 0 };
150 struct hwrm_cfa_l2_set_rx_mask_output *resp = bp->hwrm_cmd_resp_addr;
152 HWRM_PREP(req, CFA_L2_SET_RX_MASK, -1, resp);
153 req.vnic_id = rte_cpu_to_le_16(vnic->fw_vnic_id);
156 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
163 int bnxt_hwrm_cfa_l2_set_rx_mask(struct bnxt *bp, struct bnxt_vnic_info *vnic)
166 struct hwrm_cfa_l2_set_rx_mask_input req = {.req_type = 0 };
167 struct hwrm_cfa_l2_set_rx_mask_output *resp = bp->hwrm_cmd_resp_addr;
170 HWRM_PREP(req, CFA_L2_SET_RX_MASK, -1, resp);
171 req.vnic_id = rte_cpu_to_le_16(vnic->fw_vnic_id);
173 /* FIXME add multicast flag, when multicast adding options is supported
176 if (vnic->flags & BNXT_VNIC_INFO_PROMISC)
177 mask |= HWRM_CFA_L2_SET_RX_MASK_INPUT_MASK_PROMISCUOUS;
178 if (vnic->flags & BNXT_VNIC_INFO_ALLMULTI)
179 mask |= HWRM_CFA_L2_SET_RX_MASK_INPUT_MASK_ALL_MCAST;
180 req.mask = rte_cpu_to_le_32(mask);
182 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
189 int bnxt_hwrm_clear_filter(struct bnxt *bp,
190 struct bnxt_filter_info *filter)
193 struct hwrm_cfa_l2_filter_free_input req = {.req_type = 0 };
194 struct hwrm_cfa_l2_filter_free_output *resp = bp->hwrm_cmd_resp_addr;
196 if (filter->fw_l2_filter_id == UINT64_MAX)
199 HWRM_PREP(req, CFA_L2_FILTER_FREE, -1, resp);
201 req.l2_filter_id = rte_cpu_to_le_64(filter->fw_l2_filter_id);
203 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
207 filter->fw_l2_filter_id = -1;
212 int bnxt_hwrm_set_filter(struct bnxt *bp,
213 struct bnxt_vnic_info *vnic,
214 struct bnxt_filter_info *filter)
217 struct hwrm_cfa_l2_filter_alloc_input req = {.req_type = 0 };
218 struct hwrm_cfa_l2_filter_alloc_output *resp = bp->hwrm_cmd_resp_addr;
219 uint32_t enables = 0;
221 if (filter->fw_l2_filter_id != UINT64_MAX)
222 bnxt_hwrm_clear_filter(bp, filter);
224 HWRM_PREP(req, CFA_L2_FILTER_ALLOC, -1, resp);
226 req.flags = rte_cpu_to_le_32(filter->flags);
228 enables = filter->enables |
229 HWRM_CFA_L2_FILTER_ALLOC_INPUT_ENABLES_DST_ID;
230 req.dst_id = rte_cpu_to_le_16(vnic->fw_vnic_id);
233 HWRM_CFA_L2_FILTER_ALLOC_INPUT_ENABLES_L2_ADDR)
234 memcpy(req.l2_addr, filter->l2_addr,
237 HWRM_CFA_L2_FILTER_ALLOC_INPUT_ENABLES_L2_ADDR_MASK)
238 memcpy(req.l2_addr_mask, filter->l2_addr_mask,
241 HWRM_CFA_L2_FILTER_ALLOC_INPUT_ENABLES_L2_OVLAN)
242 req.l2_ovlan = filter->l2_ovlan;
244 HWRM_CFA_L2_FILTER_ALLOC_INPUT_ENABLES_L2_OVLAN_MASK)
245 req.l2_ovlan_mask = filter->l2_ovlan_mask;
247 req.enables = rte_cpu_to_le_32(enables);
249 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
253 filter->fw_l2_filter_id = rte_le_to_cpu_64(resp->l2_filter_id);
258 int bnxt_hwrm_exec_fwd_resp(struct bnxt *bp, void *fwd_cmd)
261 struct hwrm_exec_fwd_resp_input req = {.req_type = 0 };
262 struct hwrm_exec_fwd_resp_output *resp = bp->hwrm_cmd_resp_addr;
264 HWRM_PREP(req, EXEC_FWD_RESP, -1, resp);
266 memcpy(req.encap_request, fwd_cmd,
267 sizeof(req.encap_request));
269 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
276 int bnxt_hwrm_func_qcaps(struct bnxt *bp)
279 struct hwrm_func_qcaps_input req = {.req_type = 0 };
280 struct hwrm_func_qcaps_output *resp = bp->hwrm_cmd_resp_addr;
282 HWRM_PREP(req, FUNC_QCAPS, -1, resp);
284 req.fid = rte_cpu_to_le_16(0xffff);
286 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
290 bp->max_ring_grps = rte_le_to_cpu_32(resp->max_hw_ring_grps);
292 struct bnxt_pf_info *pf = &bp->pf;
294 pf->fw_fid = rte_le_to_cpu_32(resp->fid);
295 pf->port_id = resp->port_id;
296 memcpy(pf->mac_addr, resp->mac_address, ETHER_ADDR_LEN);
297 pf->max_rsscos_ctx = rte_le_to_cpu_16(resp->max_rsscos_ctx);
298 pf->max_cp_rings = rte_le_to_cpu_16(resp->max_cmpl_rings);
299 pf->max_tx_rings = rte_le_to_cpu_16(resp->max_tx_rings);
300 pf->max_rx_rings = rte_le_to_cpu_16(resp->max_rx_rings);
301 pf->max_l2_ctx = rte_le_to_cpu_16(resp->max_l2_ctxs);
302 pf->max_vnics = rte_le_to_cpu_16(resp->max_vnics);
303 pf->first_vf_id = rte_le_to_cpu_16(resp->first_vf_id);
304 pf->max_vfs = rte_le_to_cpu_16(resp->max_vfs);
306 struct bnxt_vf_info *vf = &bp->vf;
308 vf->fw_fid = rte_le_to_cpu_32(resp->fid);
309 memcpy(vf->mac_addr, &resp->mac_address, ETHER_ADDR_LEN);
310 vf->max_rsscos_ctx = rte_le_to_cpu_16(resp->max_rsscos_ctx);
311 vf->max_cp_rings = rte_le_to_cpu_16(resp->max_cmpl_rings);
312 vf->max_tx_rings = rte_le_to_cpu_16(resp->max_tx_rings);
313 vf->max_rx_rings = rte_le_to_cpu_16(resp->max_rx_rings);
314 vf->max_l2_ctx = rte_le_to_cpu_16(resp->max_l2_ctxs);
315 vf->max_vnics = rte_le_to_cpu_16(resp->max_vnics);
321 int bnxt_hwrm_func_reset(struct bnxt *bp)
324 struct hwrm_func_reset_input req = {.req_type = 0 };
325 struct hwrm_func_reset_output *resp = bp->hwrm_cmd_resp_addr;
327 HWRM_PREP(req, FUNC_RESET, -1, resp);
329 req.enables = rte_cpu_to_le_32(0);
331 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
338 int bnxt_hwrm_func_driver_register(struct bnxt *bp, uint32_t flags,
339 uint32_t *vf_req_fwd)
342 struct hwrm_func_drv_rgtr_input req = {.req_type = 0 };
343 struct hwrm_func_drv_rgtr_output *resp = bp->hwrm_cmd_resp_addr;
345 if (bp->flags & BNXT_FLAG_REGISTERED)
348 HWRM_PREP(req, FUNC_DRV_RGTR, -1, resp);
350 req.enables = HWRM_FUNC_DRV_RGTR_INPUT_ENABLES_VER |
351 HWRM_FUNC_DRV_RGTR_INPUT_ENABLES_ASYNC_EVENT_FWD;
352 req.ver_maj = RTE_VER_YEAR;
353 req.ver_min = RTE_VER_MONTH;
354 req.ver_upd = RTE_VER_MINOR;
356 memcpy(req.vf_req_fwd, vf_req_fwd, sizeof(req.vf_req_fwd));
358 req.async_event_fwd[0] |= rte_cpu_to_le_32(0x1); /* TODO: Use MACRO */
360 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
364 bp->flags |= BNXT_FLAG_REGISTERED;
369 int bnxt_hwrm_ver_get(struct bnxt *bp)
372 struct hwrm_ver_get_input req = {.req_type = 0 };
373 struct hwrm_ver_get_output *resp = bp->hwrm_cmd_resp_addr;
376 uint16_t max_resp_len;
377 char type[RTE_MEMZONE_NAMESIZE];
379 HWRM_PREP(req, VER_GET, -1, resp);
381 req.hwrm_intf_maj = HWRM_VERSION_MAJOR;
382 req.hwrm_intf_min = HWRM_VERSION_MINOR;
383 req.hwrm_intf_upd = HWRM_VERSION_UPDATE;
386 * Hold the lock since we may be adjusting the response pointers.
388 rte_spinlock_lock(&bp->hwrm_lock);
389 rc = bnxt_hwrm_send_message_locked(bp, &req, sizeof(req));
393 RTE_LOG(INFO, PMD, "%d.%d.%d:%d.%d.%d\n",
394 resp->hwrm_intf_maj, resp->hwrm_intf_min,
396 resp->hwrm_fw_maj, resp->hwrm_fw_min, resp->hwrm_fw_bld);
397 RTE_LOG(INFO, PMD, "Driver HWRM version: %d.%d.%d\n",
398 HWRM_VERSION_MAJOR, HWRM_VERSION_MINOR, HWRM_VERSION_UPDATE);
400 my_version = HWRM_VERSION_MAJOR << 16;
401 my_version |= HWRM_VERSION_MINOR << 8;
402 my_version |= HWRM_VERSION_UPDATE;
404 fw_version = resp->hwrm_intf_maj << 16;
405 fw_version |= resp->hwrm_intf_min << 8;
406 fw_version |= resp->hwrm_intf_upd;
408 if (resp->hwrm_intf_maj != HWRM_VERSION_MAJOR) {
409 RTE_LOG(ERR, PMD, "Unsupported firmware API version\n");
414 if (my_version != fw_version) {
415 RTE_LOG(INFO, PMD, "BNXT Driver/HWRM API mismatch.\n");
416 if (my_version < fw_version) {
418 "Firmware API version is newer than driver.\n");
420 "The driver may be missing features.\n");
423 "Firmware API version is older than driver.\n");
425 "Not all driver features may be functional.\n");
429 if (bp->max_req_len > resp->max_req_win_len) {
430 RTE_LOG(ERR, PMD, "Unsupported request length\n");
433 bp->max_req_len = resp->max_req_win_len;
434 max_resp_len = resp->max_resp_len;
435 if (bp->max_resp_len != max_resp_len) {
436 sprintf(type, "bnxt_hwrm_%04x:%02x:%02x:%02x",
437 bp->pdev->addr.domain, bp->pdev->addr.bus,
438 bp->pdev->addr.devid, bp->pdev->addr.function);
440 rte_free(bp->hwrm_cmd_resp_addr);
442 bp->hwrm_cmd_resp_addr = rte_malloc(type, max_resp_len, 0);
443 if (bp->hwrm_cmd_resp_addr == NULL) {
447 bp->hwrm_cmd_resp_dma_addr =
448 rte_malloc_virt2phy(bp->hwrm_cmd_resp_addr);
449 bp->max_resp_len = max_resp_len;
453 rte_spinlock_unlock(&bp->hwrm_lock);
457 int bnxt_hwrm_func_driver_unregister(struct bnxt *bp, uint32_t flags)
460 struct hwrm_func_drv_unrgtr_input req = {.req_type = 0 };
461 struct hwrm_func_drv_unrgtr_output *resp = bp->hwrm_cmd_resp_addr;
463 if (!(bp->flags & BNXT_FLAG_REGISTERED))
466 HWRM_PREP(req, FUNC_DRV_UNRGTR, -1, resp);
469 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
473 bp->flags &= ~BNXT_FLAG_REGISTERED;
478 static int bnxt_hwrm_port_phy_cfg(struct bnxt *bp, struct bnxt_link_info *conf)
481 struct hwrm_port_phy_cfg_input req = {0};
482 struct hwrm_port_phy_cfg_output *resp = bp->hwrm_cmd_resp_addr;
483 uint32_t enables = 0;
485 HWRM_PREP(req, PORT_PHY_CFG, -1, resp);
488 /* Setting Fixed Speed. But AutoNeg is ON, So disable it */
489 if (bp->link_info.auto_mode && conf->link_speed) {
490 req.auto_mode = HWRM_PORT_PHY_CFG_INPUT_AUTO_MODE_NONE;
491 RTE_LOG(DEBUG, PMD, "Disabling AutoNeg\n");
494 req.flags = rte_cpu_to_le_32(conf->phy_flags);
495 req.force_link_speed = rte_cpu_to_le_16(conf->link_speed);
496 enables |= HWRM_PORT_PHY_CFG_INPUT_ENABLES_AUTO_MODE;
498 * Note, ChiMP FW 20.2.1 and 20.2.2 return an error when we set
499 * any auto mode, even "none".
501 if (!conf->link_speed) {
502 /* No speeds specified. Enable AutoNeg - all speeds */
504 HWRM_PORT_PHY_CFG_INPUT_AUTO_MODE_ALL_SPEEDS;
506 /* AutoNeg - Advertise speeds specified. */
507 if (conf->auto_link_speed_mask &&
508 !(conf->phy_flags & HWRM_PORT_PHY_CFG_INPUT_FLAGS_FORCE)) {
510 HWRM_PORT_PHY_CFG_INPUT_AUTO_MODE_SPEED_MASK;
511 req.auto_link_speed_mask =
512 conf->auto_link_speed_mask;
514 HWRM_PORT_PHY_CFG_INPUT_ENABLES_AUTO_LINK_SPEED_MASK;
517 req.auto_duplex = conf->duplex;
518 enables |= HWRM_PORT_PHY_CFG_INPUT_ENABLES_AUTO_DUPLEX;
519 req.auto_pause = conf->auto_pause;
520 req.force_pause = conf->force_pause;
521 /* Set force_pause if there is no auto or if there is a force */
522 if (req.auto_pause && !req.force_pause)
523 enables |= HWRM_PORT_PHY_CFG_INPUT_ENABLES_AUTO_PAUSE;
525 enables |= HWRM_PORT_PHY_CFG_INPUT_ENABLES_FORCE_PAUSE;
527 req.enables = rte_cpu_to_le_32(enables);
530 rte_cpu_to_le_32(HWRM_PORT_PHY_CFG_INPUT_FLAGS_FORCE_LINK_DOWN);
531 RTE_LOG(INFO, PMD, "Force Link Down\n");
534 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
541 static int bnxt_hwrm_port_phy_qcfg(struct bnxt *bp,
542 struct bnxt_link_info *link_info)
545 struct hwrm_port_phy_qcfg_input req = {0};
546 struct hwrm_port_phy_qcfg_output *resp = bp->hwrm_cmd_resp_addr;
548 HWRM_PREP(req, PORT_PHY_QCFG, -1, resp);
550 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
554 link_info->phy_link_status = resp->link;
556 (link_info->phy_link_status ==
557 HWRM_PORT_PHY_QCFG_OUTPUT_LINK_LINK) ? 1 : 0;
558 link_info->link_speed = rte_le_to_cpu_16(resp->link_speed);
559 link_info->duplex = resp->duplex;
560 link_info->pause = resp->pause;
561 link_info->auto_pause = resp->auto_pause;
562 link_info->force_pause = resp->force_pause;
563 link_info->auto_mode = resp->auto_mode;
564 link_info->phy_type = resp->phy_type;
565 link_info->media_type = resp->media_type;
567 link_info->support_speeds = rte_le_to_cpu_16(resp->support_speeds);
568 link_info->auto_link_speed = rte_le_to_cpu_16(resp->auto_link_speed);
569 link_info->preemphasis = rte_le_to_cpu_32(resp->preemphasis);
570 link_info->force_link_speed = rte_le_to_cpu_16(resp->force_link_speed);
571 link_info->phy_ver[0] = resp->phy_maj;
572 link_info->phy_ver[1] = resp->phy_min;
573 link_info->phy_ver[2] = resp->phy_bld;
578 int bnxt_hwrm_queue_qportcfg(struct bnxt *bp)
581 struct hwrm_queue_qportcfg_input req = {.req_type = 0 };
582 struct hwrm_queue_qportcfg_output *resp = bp->hwrm_cmd_resp_addr;
584 HWRM_PREP(req, QUEUE_QPORTCFG, -1, resp);
586 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
590 #define GET_QUEUE_INFO(x) \
591 bp->cos_queue[x].id = resp->queue_id##x; \
592 bp->cos_queue[x].profile = resp->queue_id##x##_service_profile
606 int bnxt_hwrm_ring_alloc(struct bnxt *bp,
607 struct bnxt_ring *ring,
608 uint32_t ring_type, uint32_t map_index,
609 uint32_t stats_ctx_id, uint32_t cmpl_ring_id)
612 struct hwrm_ring_alloc_input req = {.req_type = 0 };
613 struct hwrm_ring_alloc_output *resp = bp->hwrm_cmd_resp_addr;
615 HWRM_PREP(req, RING_ALLOC, -1, resp);
617 req.enables = rte_cpu_to_le_32(0);
619 req.page_tbl_addr = rte_cpu_to_le_64(ring->bd_dma);
620 req.fbo = rte_cpu_to_le_32(0);
621 /* Association of ring index with doorbell index */
622 req.logical_id = rte_cpu_to_le_16(map_index);
625 case HWRM_RING_ALLOC_INPUT_RING_TYPE_TX:
626 req.queue_id = bp->cos_queue[0].id;
628 case HWRM_RING_ALLOC_INPUT_RING_TYPE_RX:
629 req.ring_type = ring_type;
630 req.cmpl_ring_id = rte_cpu_to_le_16(cmpl_ring_id);
631 req.length = rte_cpu_to_le_32(ring->ring_size);
632 req.stat_ctx_id = rte_cpu_to_le_16(stats_ctx_id);
633 if (stats_ctx_id != INVALID_STATS_CTX_ID)
635 rte_cpu_to_le_32(rte_le_to_cpu_32(req.enables) |
636 HWRM_RING_ALLOC_INPUT_ENABLES_STAT_CTX_ID_VALID);
638 case HWRM_RING_ALLOC_INPUT_RING_TYPE_CMPL:
639 req.ring_type = ring_type;
641 * TODO: Some HWRM versions crash with
642 * HWRM_RING_ALLOC_INPUT_INT_MODE_POLL
644 req.int_mode = HWRM_RING_ALLOC_INPUT_INT_MODE_MSIX;
645 req.length = rte_cpu_to_le_32(ring->ring_size);
648 RTE_LOG(ERR, PMD, "hwrm alloc invalid ring type %d\n",
653 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
655 if (rc || resp->error_code) {
656 if (rc == 0 && resp->error_code)
657 rc = rte_le_to_cpu_16(resp->error_code);
659 case HWRM_RING_FREE_INPUT_RING_TYPE_CMPL:
661 "hwrm_ring_alloc cp failed. rc:%d\n", rc);
663 case HWRM_RING_FREE_INPUT_RING_TYPE_RX:
665 "hwrm_ring_alloc rx failed. rc:%d\n", rc);
667 case HWRM_RING_FREE_INPUT_RING_TYPE_TX:
669 "hwrm_ring_alloc tx failed. rc:%d\n", rc);
672 RTE_LOG(ERR, PMD, "Invalid ring. rc:%d\n", rc);
677 ring->fw_ring_id = rte_le_to_cpu_16(resp->ring_id);
681 int bnxt_hwrm_ring_free(struct bnxt *bp,
682 struct bnxt_ring *ring, uint32_t ring_type)
685 struct hwrm_ring_free_input req = {.req_type = 0 };
686 struct hwrm_ring_free_output *resp = bp->hwrm_cmd_resp_addr;
688 HWRM_PREP(req, RING_FREE, -1, resp);
690 req.ring_type = ring_type;
691 req.ring_id = rte_cpu_to_le_16(ring->fw_ring_id);
693 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
695 if (rc || resp->error_code) {
696 if (rc == 0 && resp->error_code)
697 rc = rte_le_to_cpu_16(resp->error_code);
700 case HWRM_RING_FREE_INPUT_RING_TYPE_CMPL:
701 RTE_LOG(ERR, PMD, "hwrm_ring_free cp failed. rc:%d\n",
704 case HWRM_RING_FREE_INPUT_RING_TYPE_RX:
705 RTE_LOG(ERR, PMD, "hwrm_ring_free rx failed. rc:%d\n",
708 case HWRM_RING_FREE_INPUT_RING_TYPE_TX:
709 RTE_LOG(ERR, PMD, "hwrm_ring_free tx failed. rc:%d\n",
713 RTE_LOG(ERR, PMD, "Invalid ring, rc:%d\n", rc);
720 int bnxt_hwrm_ring_grp_alloc(struct bnxt *bp, unsigned int idx)
723 struct hwrm_ring_grp_alloc_input req = {.req_type = 0 };
724 struct hwrm_ring_grp_alloc_output *resp = bp->hwrm_cmd_resp_addr;
726 HWRM_PREP(req, RING_GRP_ALLOC, -1, resp);
728 req.cr = rte_cpu_to_le_16(bp->grp_info[idx].cp_fw_ring_id);
729 req.rr = rte_cpu_to_le_16(bp->grp_info[idx].rx_fw_ring_id);
730 req.ar = rte_cpu_to_le_16(bp->grp_info[idx].ag_fw_ring_id);
731 req.sc = rte_cpu_to_le_16(bp->grp_info[idx].fw_stats_ctx);
733 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
737 bp->grp_info[idx].fw_grp_id =
738 rte_le_to_cpu_16(resp->ring_group_id);
743 int bnxt_hwrm_ring_grp_free(struct bnxt *bp, unsigned int idx)
746 struct hwrm_ring_grp_free_input req = {.req_type = 0 };
747 struct hwrm_ring_grp_free_output *resp = bp->hwrm_cmd_resp_addr;
749 HWRM_PREP(req, RING_GRP_FREE, -1, resp);
751 req.ring_group_id = rte_cpu_to_le_16(bp->grp_info[idx].fw_grp_id);
753 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
757 bp->grp_info[idx].fw_grp_id = INVALID_HW_RING_ID;
761 int bnxt_hwrm_stat_clear(struct bnxt *bp, struct bnxt_cp_ring_info *cpr)
764 struct hwrm_stat_ctx_clr_stats_input req = {.req_type = 0 };
765 struct hwrm_stat_ctx_clr_stats_output *resp = bp->hwrm_cmd_resp_addr;
767 HWRM_PREP(req, STAT_CTX_CLR_STATS, -1, resp);
769 if (cpr->hw_stats_ctx_id == (uint32_t)HWRM_NA_SIGNATURE)
772 req.stat_ctx_id = rte_cpu_to_le_16(cpr->hw_stats_ctx_id);
773 req.seq_id = rte_cpu_to_le_16(bp->hwrm_cmd_seq++);
775 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
782 int bnxt_hwrm_stat_ctx_alloc(struct bnxt *bp,
783 struct bnxt_cp_ring_info *cpr, unsigned int idx)
786 struct hwrm_stat_ctx_alloc_input req = {.req_type = 0 };
787 struct hwrm_stat_ctx_alloc_output *resp = bp->hwrm_cmd_resp_addr;
789 HWRM_PREP(req, STAT_CTX_ALLOC, -1, resp);
791 req.update_period_ms = rte_cpu_to_le_32(1000);
793 req.seq_id = rte_cpu_to_le_16(bp->hwrm_cmd_seq++);
795 rte_cpu_to_le_64(cpr->hw_stats_map);
797 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
801 cpr->hw_stats_ctx_id = rte_le_to_cpu_16(resp->stat_ctx_id);
802 //Tx rings don't need grp_info entry. It is a Rx only attribute.
804 bp->grp_info[idx].fw_stats_ctx = cpr->hw_stats_ctx_id;
809 int bnxt_hwrm_stat_ctx_free(struct bnxt *bp,
810 struct bnxt_cp_ring_info *cpr, unsigned int idx)
813 struct hwrm_stat_ctx_free_input req = {.req_type = 0 };
814 struct hwrm_stat_ctx_free_output *resp = bp->hwrm_cmd_resp_addr;
816 HWRM_PREP(req, STAT_CTX_FREE, -1, resp);
818 req.stat_ctx_id = rte_cpu_to_le_16(cpr->hw_stats_ctx_id);
819 req.seq_id = rte_cpu_to_le_16(bp->hwrm_cmd_seq++);
821 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
825 cpr->hw_stats_ctx_id = HWRM_NA_SIGNATURE;
826 //Tx rings don't have a grp_info entry. It is a Rx only attribute.
828 bp->grp_info[idx].fw_stats_ctx = cpr->hw_stats_ctx_id;
833 int bnxt_hwrm_vnic_alloc(struct bnxt *bp, struct bnxt_vnic_info *vnic)
836 struct hwrm_vnic_alloc_input req = { 0 };
837 struct hwrm_vnic_alloc_output *resp = bp->hwrm_cmd_resp_addr;
839 /* map ring groups to this vnic */
840 for (i = vnic->start_grp_id, j = 0; i <= vnic->end_grp_id; i++, j++) {
841 if (bp->grp_info[i].fw_grp_id == (uint16_t)HWRM_NA_SIGNATURE) {
843 "Not enough ring groups avail:%x req:%x\n", j,
844 (vnic->end_grp_id - vnic->start_grp_id) + 1);
847 vnic->fw_grp_ids[j] = bp->grp_info[i].fw_grp_id;
850 vnic->fw_rss_cos_lb_ctx = (uint16_t)HWRM_NA_SIGNATURE;
851 vnic->ctx_is_rss_cos_lb = HW_CONTEXT_NONE;
853 HWRM_PREP(req, VNIC_ALLOC, -1, resp);
855 if (vnic->func_default)
856 req.flags = HWRM_VNIC_ALLOC_INPUT_FLAGS_DEFAULT;
857 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
861 vnic->fw_vnic_id = rte_le_to_cpu_16(resp->vnic_id);
862 RTE_LOG(DEBUG, PMD, "VNIC ID %x\n", vnic->fw_vnic_id);
866 int bnxt_hwrm_vnic_cfg(struct bnxt *bp, struct bnxt_vnic_info *vnic)
869 struct hwrm_vnic_cfg_input req = {.req_type = 0 };
870 struct hwrm_vnic_cfg_output *resp = bp->hwrm_cmd_resp_addr;
872 if (vnic->fw_vnic_id == INVALID_HW_RING_ID) {
873 RTE_LOG(DEBUG, PMD, "VNIC ID %x\n", vnic->fw_vnic_id);
877 HWRM_PREP(req, VNIC_CFG, -1, resp);
879 /* Only RSS support for now TBD: COS & LB */
881 rte_cpu_to_le_32(HWRM_VNIC_CFG_INPUT_ENABLES_DFLT_RING_GRP |
882 HWRM_VNIC_CFG_INPUT_ENABLES_RSS_RULE |
883 HWRM_VNIC_CFG_INPUT_ENABLES_MRU);
884 req.vnic_id = rte_cpu_to_le_16(vnic->fw_vnic_id);
886 rte_cpu_to_le_16(bp->grp_info[vnic->start_grp_id].fw_grp_id);
887 req.rss_rule = rte_cpu_to_le_16(vnic->fw_rss_cos_lb_ctx);
888 req.cos_rule = rte_cpu_to_le_16(0xffff);
889 req.lb_rule = rte_cpu_to_le_16(0xffff);
890 req.mru = rte_cpu_to_le_16(bp->eth_dev->data->mtu + ETHER_HDR_LEN +
891 ETHER_CRC_LEN + VLAN_TAG_SIZE);
892 if (vnic->func_default)
894 if (vnic->vlan_strip)
896 rte_cpu_to_le_32(HWRM_VNIC_CFG_INPUT_FLAGS_VLAN_STRIP_MODE);
898 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
905 int bnxt_hwrm_vnic_ctx_alloc(struct bnxt *bp, struct bnxt_vnic_info *vnic)
908 struct hwrm_vnic_rss_cos_lb_ctx_alloc_input req = {.req_type = 0 };
909 struct hwrm_vnic_rss_cos_lb_ctx_alloc_output *resp =
910 bp->hwrm_cmd_resp_addr;
912 HWRM_PREP(req, VNIC_RSS_COS_LB_CTX_ALLOC, -1, resp);
914 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
918 vnic->fw_rss_cos_lb_ctx = rte_le_to_cpu_16(resp->rss_cos_lb_ctx_id);
919 RTE_LOG(DEBUG, PMD, "VNIC RSS Rule %x\n", vnic->fw_rss_cos_lb_ctx);
924 int bnxt_hwrm_vnic_ctx_free(struct bnxt *bp, struct bnxt_vnic_info *vnic)
927 struct hwrm_vnic_rss_cos_lb_ctx_free_input req = {.req_type = 0 };
928 struct hwrm_vnic_rss_cos_lb_ctx_free_output *resp =
929 bp->hwrm_cmd_resp_addr;
931 if (vnic->fw_rss_cos_lb_ctx == 0xffff) {
933 "VNIC RSS Rule %x\n", vnic->fw_rss_cos_lb_ctx);
937 HWRM_PREP(req, VNIC_RSS_COS_LB_CTX_FREE, -1, resp);
939 req.rss_cos_lb_ctx_id = rte_cpu_to_le_16(vnic->fw_rss_cos_lb_ctx);
941 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
945 vnic->fw_rss_cos_lb_ctx = INVALID_HW_RING_ID;
950 int bnxt_hwrm_vnic_free(struct bnxt *bp, struct bnxt_vnic_info *vnic)
953 struct hwrm_vnic_free_input req = {.req_type = 0 };
954 struct hwrm_vnic_free_output *resp = bp->hwrm_cmd_resp_addr;
956 if (vnic->fw_vnic_id == INVALID_HW_RING_ID) {
957 RTE_LOG(DEBUG, PMD, "VNIC FREE ID %x\n", vnic->fw_vnic_id);
961 HWRM_PREP(req, VNIC_FREE, -1, resp);
963 req.vnic_id = rte_cpu_to_le_16(vnic->fw_vnic_id);
965 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
969 vnic->fw_vnic_id = INVALID_HW_RING_ID;
973 int bnxt_hwrm_vnic_rss_cfg(struct bnxt *bp,
974 struct bnxt_vnic_info *vnic)
977 struct hwrm_vnic_rss_cfg_input req = {.req_type = 0 };
978 struct hwrm_vnic_rss_cfg_output *resp = bp->hwrm_cmd_resp_addr;
980 HWRM_PREP(req, VNIC_RSS_CFG, -1, resp);
982 req.hash_type = rte_cpu_to_le_32(vnic->hash_type);
984 req.ring_grp_tbl_addr =
985 rte_cpu_to_le_64(vnic->rss_table_dma_addr);
986 req.hash_key_tbl_addr =
987 rte_cpu_to_le_64(vnic->rss_hash_key_dma_addr);
988 req.rss_ctx_idx = rte_cpu_to_le_16(vnic->fw_rss_cos_lb_ctx);
990 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
998 * HWRM utility functions
1001 int bnxt_clear_all_hwrm_stat_ctxs(struct bnxt *bp)
1006 for (i = 0; i < bp->rx_cp_nr_rings + bp->tx_cp_nr_rings; i++) {
1007 struct bnxt_tx_queue *txq;
1008 struct bnxt_rx_queue *rxq;
1009 struct bnxt_cp_ring_info *cpr;
1011 if (i >= bp->rx_cp_nr_rings) {
1012 txq = bp->tx_queues[i - bp->rx_cp_nr_rings];
1015 rxq = bp->rx_queues[i];
1019 rc = bnxt_hwrm_stat_clear(bp, cpr);
1026 int bnxt_free_all_hwrm_stat_ctxs(struct bnxt *bp)
1030 struct bnxt_cp_ring_info *cpr;
1032 for (i = 0; i < bp->rx_cp_nr_rings + bp->tx_cp_nr_rings; i++) {
1033 unsigned int idx = i + 1;
1035 if (i >= bp->rx_cp_nr_rings) {
1036 cpr = bp->tx_queues[i - bp->rx_cp_nr_rings]->cp_ring;
1037 //Tx rings don't have a grp_info entry.
1040 cpr = bp->rx_queues[i]->cp_ring;
1042 if (cpr->hw_stats_ctx_id != HWRM_NA_SIGNATURE) {
1043 rc = bnxt_hwrm_stat_ctx_free(bp, cpr, idx);
1051 int bnxt_alloc_all_hwrm_stat_ctxs(struct bnxt *bp)
1056 for (i = 0; i < bp->rx_cp_nr_rings + bp->tx_cp_nr_rings; i++) {
1057 struct bnxt_tx_queue *txq;
1058 struct bnxt_rx_queue *rxq;
1059 struct bnxt_cp_ring_info *cpr;
1060 unsigned int idx = i + 1;
1062 if (i >= bp->rx_cp_nr_rings) {
1063 txq = bp->tx_queues[i - bp->rx_cp_nr_rings];
1065 //Tx rings don't need grp_info entry.
1068 rxq = bp->rx_queues[i];
1072 rc = bnxt_hwrm_stat_ctx_alloc(bp, cpr, idx);
1080 int bnxt_free_all_hwrm_ring_grps(struct bnxt *bp)
1085 for (i = 0; i < bp->rx_cp_nr_rings; i++) {
1086 unsigned int idx = i + 1;
1088 if (bp->grp_info[idx].fw_grp_id == INVALID_HW_RING_ID) {
1090 "Attempt to free invalid ring group %d\n",
1095 rc = bnxt_hwrm_ring_grp_free(bp, idx);
1103 static void bnxt_free_cp_ring(struct bnxt *bp,
1104 struct bnxt_cp_ring_info *cpr)
1106 struct bnxt_ring *cp_ring = cpr->cp_ring_struct;
1108 bnxt_hwrm_ring_free(bp, cp_ring,
1109 HWRM_RING_FREE_INPUT_RING_TYPE_CMPL);
1110 cp_ring->fw_ring_id = INVALID_HW_RING_ID;
1111 memset(cpr->cp_desc_ring, 0, cpr->cp_ring_struct->ring_size *
1112 sizeof(*cpr->cp_desc_ring));
1113 cpr->cp_raw_cons = 0;
1116 int bnxt_free_all_hwrm_rings(struct bnxt *bp)
1121 for (i = 0; i < bp->tx_cp_nr_rings; i++) {
1122 struct bnxt_tx_queue *txq = bp->tx_queues[i];
1123 struct bnxt_tx_ring_info *txr = txq->tx_ring;
1124 struct bnxt_ring *ring = txr->tx_ring_struct;
1125 struct bnxt_cp_ring_info *cpr = txq->cp_ring;
1127 if (ring->fw_ring_id != INVALID_HW_RING_ID) {
1128 bnxt_hwrm_ring_free(bp, ring,
1129 HWRM_RING_FREE_INPUT_RING_TYPE_TX);
1130 ring->fw_ring_id = INVALID_HW_RING_ID;
1131 memset(txr->tx_desc_ring, 0,
1132 txr->tx_ring_struct->ring_size *
1133 sizeof(*txr->tx_desc_ring));
1134 memset(txr->tx_buf_ring, 0,
1135 txr->tx_ring_struct->ring_size *
1136 sizeof(*txr->tx_buf_ring));
1140 if (cpr->cp_ring_struct->fw_ring_id != INVALID_HW_RING_ID)
1141 bnxt_free_cp_ring(bp, cpr);
1144 for (i = 0; i < bp->rx_cp_nr_rings; i++) {
1145 struct bnxt_rx_queue *rxq = bp->rx_queues[i];
1146 struct bnxt_rx_ring_info *rxr = rxq->rx_ring;
1147 struct bnxt_ring *ring = rxr->rx_ring_struct;
1148 struct bnxt_cp_ring_info *cpr = rxq->cp_ring;
1149 unsigned int idx = i + 1;
1151 if (ring->fw_ring_id != INVALID_HW_RING_ID) {
1152 bnxt_hwrm_ring_free(bp, ring,
1153 HWRM_RING_FREE_INPUT_RING_TYPE_RX);
1154 ring->fw_ring_id = INVALID_HW_RING_ID;
1155 bp->grp_info[idx].rx_fw_ring_id = INVALID_HW_RING_ID;
1156 memset(rxr->rx_desc_ring, 0,
1157 rxr->rx_ring_struct->ring_size *
1158 sizeof(*rxr->rx_desc_ring));
1159 memset(rxr->rx_buf_ring, 0,
1160 rxr->rx_ring_struct->ring_size *
1161 sizeof(*rxr->rx_buf_ring));
1164 if (cpr->cp_ring_struct->fw_ring_id != INVALID_HW_RING_ID)
1165 bnxt_free_cp_ring(bp, cpr);
1166 bp->grp_info[idx].cp_fw_ring_id = INVALID_HW_RING_ID;
1169 /* Default completion ring */
1171 struct bnxt_cp_ring_info *cpr = bp->def_cp_ring;
1173 if (cpr->cp_ring_struct->fw_ring_id != INVALID_HW_RING_ID)
1174 bnxt_free_cp_ring(bp, cpr);
1175 bp->grp_info[0].cp_fw_ring_id = INVALID_HW_RING_ID;
1181 int bnxt_alloc_all_hwrm_ring_grps(struct bnxt *bp)
1186 for (i = 0; i < bp->rx_cp_nr_rings; i++) {
1187 unsigned int idx = i + 1;
1189 if (bp->grp_info[idx].cp_fw_ring_id == INVALID_HW_RING_ID ||
1190 bp->grp_info[idx].rx_fw_ring_id == INVALID_HW_RING_ID)
1193 rc = bnxt_hwrm_ring_grp_alloc(bp, idx);
1201 void bnxt_free_hwrm_resources(struct bnxt *bp)
1203 /* Release memzone */
1204 rte_free(bp->hwrm_cmd_resp_addr);
1205 bp->hwrm_cmd_resp_addr = NULL;
1206 bp->hwrm_cmd_resp_dma_addr = 0;
1209 int bnxt_alloc_hwrm_resources(struct bnxt *bp)
1211 struct rte_pci_device *pdev = bp->pdev;
1212 char type[RTE_MEMZONE_NAMESIZE];
1214 sprintf(type, "bnxt_hwrm_%04x:%02x:%02x:%02x", pdev->addr.domain,
1215 pdev->addr.bus, pdev->addr.devid, pdev->addr.function);
1216 bp->max_req_len = HWRM_MAX_REQ_LEN;
1217 bp->max_resp_len = HWRM_MAX_RESP_LEN;
1218 bp->hwrm_cmd_resp_addr = rte_malloc(type, bp->max_resp_len, 0);
1219 if (bp->hwrm_cmd_resp_addr == NULL)
1221 bp->hwrm_cmd_resp_dma_addr =
1222 rte_malloc_virt2phy(bp->hwrm_cmd_resp_addr);
1223 rte_spinlock_init(&bp->hwrm_lock);
1228 int bnxt_clear_hwrm_vnic_filters(struct bnxt *bp, struct bnxt_vnic_info *vnic)
1230 struct bnxt_filter_info *filter;
1233 STAILQ_FOREACH(filter, &vnic->filter, next) {
1234 rc = bnxt_hwrm_clear_filter(bp, filter);
1241 int bnxt_set_hwrm_vnic_filters(struct bnxt *bp, struct bnxt_vnic_info *vnic)
1243 struct bnxt_filter_info *filter;
1246 STAILQ_FOREACH(filter, &vnic->filter, next) {
1247 rc = bnxt_hwrm_set_filter(bp, vnic, filter);
1254 void bnxt_free_all_hwrm_resources(struct bnxt *bp)
1256 struct bnxt_vnic_info *vnic;
1259 if (bp->vnic_info == NULL)
1262 vnic = &bp->vnic_info[0];
1263 bnxt_hwrm_cfa_l2_clear_rx_mask(bp, vnic);
1265 /* VNIC resources */
1266 for (i = 0; i < bp->nr_vnics; i++) {
1267 struct bnxt_vnic_info *vnic = &bp->vnic_info[i];
1269 bnxt_clear_hwrm_vnic_filters(bp, vnic);
1271 bnxt_hwrm_vnic_ctx_free(bp, vnic);
1272 bnxt_hwrm_vnic_free(bp, vnic);
1274 /* Ring resources */
1275 bnxt_free_all_hwrm_rings(bp);
1276 bnxt_free_all_hwrm_ring_grps(bp);
1277 bnxt_free_all_hwrm_stat_ctxs(bp);
1280 static uint16_t bnxt_parse_eth_link_duplex(uint32_t conf_link_speed)
1282 uint8_t hw_link_duplex = HWRM_PORT_PHY_CFG_INPUT_AUTO_DUPLEX_BOTH;
1284 if ((conf_link_speed & ETH_LINK_SPEED_FIXED) == ETH_LINK_SPEED_AUTONEG)
1285 return HWRM_PORT_PHY_CFG_INPUT_AUTO_DUPLEX_BOTH;
1287 switch (conf_link_speed) {
1288 case ETH_LINK_SPEED_10M_HD:
1289 case ETH_LINK_SPEED_100M_HD:
1290 return HWRM_PORT_PHY_CFG_INPUT_AUTO_DUPLEX_HALF;
1292 return hw_link_duplex;
1295 static uint16_t bnxt_check_eth_link_autoneg(uint32_t conf_link)
1297 return (conf_link & ETH_LINK_SPEED_FIXED) ? 0 : 1;
1300 static uint16_t bnxt_parse_eth_link_speed(uint32_t conf_link_speed)
1302 uint16_t eth_link_speed = 0;
1304 if (conf_link_speed == ETH_LINK_SPEED_AUTONEG)
1305 return ETH_LINK_SPEED_AUTONEG;
1307 switch (conf_link_speed & ~ETH_LINK_SPEED_FIXED) {
1308 case ETH_LINK_SPEED_100M:
1309 case ETH_LINK_SPEED_100M_HD:
1311 HWRM_PORT_PHY_CFG_INPUT_AUTO_LINK_SPEED_100MB;
1313 case ETH_LINK_SPEED_1G:
1315 HWRM_PORT_PHY_CFG_INPUT_AUTO_LINK_SPEED_1GB;
1317 case ETH_LINK_SPEED_2_5G:
1319 HWRM_PORT_PHY_CFG_INPUT_AUTO_LINK_SPEED_2_5GB;
1321 case ETH_LINK_SPEED_10G:
1323 HWRM_PORT_PHY_CFG_INPUT_FORCE_LINK_SPEED_10GB;
1325 case ETH_LINK_SPEED_20G:
1327 HWRM_PORT_PHY_CFG_INPUT_AUTO_LINK_SPEED_20GB;
1329 case ETH_LINK_SPEED_25G:
1331 HWRM_PORT_PHY_CFG_INPUT_AUTO_LINK_SPEED_25GB;
1333 case ETH_LINK_SPEED_40G:
1335 HWRM_PORT_PHY_CFG_INPUT_FORCE_LINK_SPEED_40GB;
1337 case ETH_LINK_SPEED_50G:
1339 HWRM_PORT_PHY_CFG_INPUT_FORCE_LINK_SPEED_50GB;
1343 "Unsupported link speed %d; default to AUTO\n",
1347 return eth_link_speed;
1350 #define BNXT_SUPPORTED_SPEEDS (ETH_LINK_SPEED_100M | ETH_LINK_SPEED_100M_HD | \
1351 ETH_LINK_SPEED_1G | ETH_LINK_SPEED_2_5G | \
1352 ETH_LINK_SPEED_10G | ETH_LINK_SPEED_20G | ETH_LINK_SPEED_25G | \
1353 ETH_LINK_SPEED_40G | ETH_LINK_SPEED_50G)
1355 static int bnxt_valid_link_speed(uint32_t link_speed, uint8_t port_id)
1359 if (link_speed == ETH_LINK_SPEED_AUTONEG)
1362 if (link_speed & ETH_LINK_SPEED_FIXED) {
1363 one_speed = link_speed & ~ETH_LINK_SPEED_FIXED;
1365 if (one_speed & (one_speed - 1)) {
1367 "Invalid advertised speeds (%u) for port %u\n",
1368 link_speed, port_id);
1371 if ((one_speed & BNXT_SUPPORTED_SPEEDS) != one_speed) {
1373 "Unsupported advertised speed (%u) for port %u\n",
1374 link_speed, port_id);
1378 if (!(link_speed & BNXT_SUPPORTED_SPEEDS)) {
1380 "Unsupported advertised speeds (%u) for port %u\n",
1381 link_speed, port_id);
1389 bnxt_parse_eth_link_speed_mask(struct bnxt *bp, uint32_t link_speed)
1393 if (link_speed == ETH_LINK_SPEED_AUTONEG) {
1394 if (bp->link_info.support_speeds)
1395 return bp->link_info.support_speeds;
1396 link_speed = BNXT_SUPPORTED_SPEEDS;
1399 if (link_speed & ETH_LINK_SPEED_100M)
1400 ret |= HWRM_PORT_PHY_CFG_INPUT_AUTO_LINK_SPEED_MASK_100MB;
1401 if (link_speed & ETH_LINK_SPEED_100M_HD)
1402 ret |= HWRM_PORT_PHY_CFG_INPUT_AUTO_LINK_SPEED_MASK_100MB;
1403 if (link_speed & ETH_LINK_SPEED_1G)
1404 ret |= HWRM_PORT_PHY_CFG_INPUT_AUTO_LINK_SPEED_MASK_1GB;
1405 if (link_speed & ETH_LINK_SPEED_2_5G)
1406 ret |= HWRM_PORT_PHY_CFG_INPUT_AUTO_LINK_SPEED_MASK_2_5GB;
1407 if (link_speed & ETH_LINK_SPEED_10G)
1408 ret |= HWRM_PORT_PHY_CFG_INPUT_AUTO_LINK_SPEED_MASK_10GB;
1409 if (link_speed & ETH_LINK_SPEED_20G)
1410 ret |= HWRM_PORT_PHY_CFG_INPUT_AUTO_LINK_SPEED_MASK_20GB;
1411 if (link_speed & ETH_LINK_SPEED_25G)
1412 ret |= HWRM_PORT_PHY_CFG_INPUT_AUTO_LINK_SPEED_MASK_25GB;
1413 if (link_speed & ETH_LINK_SPEED_40G)
1414 ret |= HWRM_PORT_PHY_CFG_INPUT_AUTO_LINK_SPEED_MASK_40GB;
1415 if (link_speed & ETH_LINK_SPEED_50G)
1416 ret |= HWRM_PORT_PHY_CFG_INPUT_AUTO_LINK_SPEED_MASK_50GB;
1420 static uint32_t bnxt_parse_hw_link_speed(uint16_t hw_link_speed)
1422 uint32_t eth_link_speed = ETH_SPEED_NUM_NONE;
1424 switch (hw_link_speed) {
1425 case HWRM_PORT_PHY_QCFG_OUTPUT_LINK_SPEED_100MB:
1426 eth_link_speed = ETH_SPEED_NUM_100M;
1428 case HWRM_PORT_PHY_QCFG_OUTPUT_LINK_SPEED_1GB:
1429 eth_link_speed = ETH_SPEED_NUM_1G;
1431 case HWRM_PORT_PHY_QCFG_OUTPUT_LINK_SPEED_2_5GB:
1432 eth_link_speed = ETH_SPEED_NUM_2_5G;
1434 case HWRM_PORT_PHY_QCFG_OUTPUT_LINK_SPEED_10GB:
1435 eth_link_speed = ETH_SPEED_NUM_10G;
1437 case HWRM_PORT_PHY_QCFG_OUTPUT_LINK_SPEED_20GB:
1438 eth_link_speed = ETH_SPEED_NUM_20G;
1440 case HWRM_PORT_PHY_QCFG_OUTPUT_LINK_SPEED_25GB:
1441 eth_link_speed = ETH_SPEED_NUM_25G;
1443 case HWRM_PORT_PHY_QCFG_OUTPUT_LINK_SPEED_40GB:
1444 eth_link_speed = ETH_SPEED_NUM_40G;
1446 case HWRM_PORT_PHY_QCFG_OUTPUT_LINK_SPEED_50GB:
1447 eth_link_speed = ETH_SPEED_NUM_50G;
1449 case HWRM_PORT_PHY_QCFG_OUTPUT_LINK_SPEED_2GB:
1451 RTE_LOG(ERR, PMD, "HWRM link speed %d not defined\n",
1455 return eth_link_speed;
1458 static uint16_t bnxt_parse_hw_link_duplex(uint16_t hw_link_duplex)
1460 uint16_t eth_link_duplex = ETH_LINK_FULL_DUPLEX;
1462 switch (hw_link_duplex) {
1463 case HWRM_PORT_PHY_CFG_INPUT_AUTO_DUPLEX_BOTH:
1464 case HWRM_PORT_PHY_CFG_INPUT_AUTO_DUPLEX_FULL:
1465 eth_link_duplex = ETH_LINK_FULL_DUPLEX;
1467 case HWRM_PORT_PHY_CFG_INPUT_AUTO_DUPLEX_HALF:
1468 eth_link_duplex = ETH_LINK_HALF_DUPLEX;
1471 RTE_LOG(ERR, PMD, "HWRM link duplex %d not defined\n",
1475 return eth_link_duplex;
1478 int bnxt_get_hwrm_link_config(struct bnxt *bp, struct rte_eth_link *link)
1481 struct bnxt_link_info *link_info = &bp->link_info;
1483 rc = bnxt_hwrm_port_phy_qcfg(bp, link_info);
1486 "Get link config failed with rc %d\n", rc);
1489 if (link_info->link_speed)
1491 bnxt_parse_hw_link_speed(link_info->link_speed);
1493 link->link_speed = ETH_SPEED_NUM_NONE;
1494 link->link_duplex = bnxt_parse_hw_link_duplex(link_info->duplex);
1495 link->link_status = link_info->link_up;
1496 link->link_autoneg = link_info->auto_mode ==
1497 HWRM_PORT_PHY_QCFG_OUTPUT_AUTO_MODE_NONE ?
1498 ETH_LINK_FIXED : ETH_LINK_AUTONEG;
1503 int bnxt_set_hwrm_link_config(struct bnxt *bp, bool link_up)
1506 struct rte_eth_conf *dev_conf = &bp->eth_dev->data->dev_conf;
1507 struct bnxt_link_info link_req;
1508 uint16_t speed, autoneg;
1510 if (BNXT_NPAR_PF(bp) || BNXT_VF(bp))
1513 rc = bnxt_valid_link_speed(dev_conf->link_speeds,
1514 bp->eth_dev->data->port_id);
1518 memset(&link_req, 0, sizeof(link_req));
1519 link_req.link_up = link_up;
1523 autoneg = bnxt_check_eth_link_autoneg(dev_conf->link_speeds);
1524 speed = bnxt_parse_eth_link_speed(dev_conf->link_speeds);
1525 link_req.phy_flags = HWRM_PORT_PHY_CFG_INPUT_FLAGS_RESET_PHY;
1526 /* Autoneg can be done only when the FW allows */
1527 if (autoneg == 1 && !(bp->link_info.auto_link_speed ||
1528 bp->link_info.force_link_speed)) {
1529 link_req.phy_flags |=
1530 HWRM_PORT_PHY_CFG_INPUT_FLAGS_RESTART_AUTONEG;
1531 link_req.auto_link_speed_mask =
1532 bnxt_parse_eth_link_speed_mask(bp,
1533 dev_conf->link_speeds);
1535 if (bp->link_info.phy_type ==
1536 HWRM_PORT_PHY_QCFG_OUTPUT_PHY_TYPE_BASET ||
1537 bp->link_info.phy_type ==
1538 HWRM_PORT_PHY_QCFG_OUTPUT_PHY_TYPE_BASETE ||
1539 bp->link_info.media_type ==
1540 HWRM_PORT_PHY_QCFG_OUTPUT_MEDIA_TYPE_TP) {
1541 RTE_LOG(ERR, PMD, "10GBase-T devices must autoneg\n");
1545 link_req.phy_flags |= HWRM_PORT_PHY_CFG_INPUT_FLAGS_FORCE;
1546 /* If user wants a particular speed try that first. */
1548 link_req.link_speed = speed;
1549 else if (bp->link_info.force_link_speed)
1550 link_req.link_speed = bp->link_info.force_link_speed;
1552 link_req.link_speed = bp->link_info.auto_link_speed;
1554 link_req.duplex = bnxt_parse_eth_link_duplex(dev_conf->link_speeds);
1555 link_req.auto_pause = bp->link_info.auto_pause;
1556 link_req.force_pause = bp->link_info.force_pause;
1559 rc = bnxt_hwrm_port_phy_cfg(bp, &link_req);
1562 "Set link config failed with rc %d\n", rc);
1570 int bnxt_hwrm_func_qcfg(struct bnxt *bp)
1572 struct hwrm_func_qcfg_input req = {0};
1573 struct hwrm_func_qcfg_output *resp = bp->hwrm_cmd_resp_addr;
1576 HWRM_PREP(req, FUNC_QCFG, -1, resp);
1577 req.fid = rte_cpu_to_le_16(0xffff);
1579 rc = bnxt_hwrm_send_message(bp, &req, sizeof(req));
1584 struct bnxt_vf_info *vf = &bp->vf;
1586 /* Hard Coded.. 0xfff VLAN ID mask */
1587 vf->vlan = rte_le_to_cpu_16(resp->vlan) & 0xfff;
1590 switch (resp->port_partition_type) {
1591 case HWRM_FUNC_QCFG_OUTPUT_PORT_PARTITION_TYPE_NPAR1_0:
1592 case HWRM_FUNC_QCFG_OUTPUT_PORT_PARTITION_TYPE_NPAR1_5:
1593 case HWRM_FUNC_QCFG_OUTPUT_PORT_PARTITION_TYPE_NPAR2_0:
1594 bp->port_partition_type = resp->port_partition_type;
1597 bp->port_partition_type = 0;