4 * Copyright(c) 2010-2015 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #include <sys/queue.h>
43 #include <rte_byteorder.h>
44 #include <rte_common.h>
45 #include <rte_cycles.h>
47 #include <rte_interrupts.h>
49 #include <rte_debug.h>
51 #include <rte_atomic.h>
52 #include <rte_branch_prediction.h>
53 #include <rte_memory.h>
54 #include <rte_memzone.h>
56 #include <rte_alarm.h>
57 #include <rte_ether.h>
58 #include <rte_ethdev.h>
59 #include <rte_atomic.h>
60 #include <rte_string_fns.h>
61 #include <rte_malloc.h>
64 #include "base/vmxnet3_defs.h"
66 #include "vmxnet3_ring.h"
67 #include "vmxnet3_logs.h"
68 #include "vmxnet3_ethdev.h"
70 #define PROCESS_SYS_EVENTS 0
72 static int eth_vmxnet3_dev_init(struct rte_eth_dev *eth_dev);
73 static int eth_vmxnet3_dev_uninit(struct rte_eth_dev *eth_dev);
74 static int vmxnet3_dev_configure(struct rte_eth_dev *dev);
75 static int vmxnet3_dev_start(struct rte_eth_dev *dev);
76 static void vmxnet3_dev_stop(struct rte_eth_dev *dev);
77 static void vmxnet3_dev_close(struct rte_eth_dev *dev);
78 static void vmxnet3_dev_set_rxmode(struct vmxnet3_hw *hw, uint32_t feature, int set);
79 static void vmxnet3_dev_promiscuous_enable(struct rte_eth_dev *dev);
80 static void vmxnet3_dev_promiscuous_disable(struct rte_eth_dev *dev);
81 static void vmxnet3_dev_allmulticast_enable(struct rte_eth_dev *dev);
82 static void vmxnet3_dev_allmulticast_disable(struct rte_eth_dev *dev);
83 static int vmxnet3_dev_link_update(struct rte_eth_dev *dev,
84 int wait_to_complete);
85 static void vmxnet3_dev_stats_get(struct rte_eth_dev *dev,
86 struct rte_eth_stats *stats);
87 static void vmxnet3_dev_info_get(struct rte_eth_dev *dev,
88 struct rte_eth_dev_info *dev_info);
89 static const uint32_t *
90 vmxnet3_dev_supported_ptypes_get(struct rte_eth_dev *dev);
91 static int vmxnet3_dev_vlan_filter_set(struct rte_eth_dev *dev,
92 uint16_t vid, int on);
93 static void vmxnet3_dev_vlan_offload_set(struct rte_eth_dev *dev, int mask);
94 static void vmxnet3_mac_addr_set(struct rte_eth_dev *dev,
95 struct ether_addr *mac_addr);
97 #if PROCESS_SYS_EVENTS == 1
98 static void vmxnet3_process_events(struct vmxnet3_hw *);
101 * The set of PCI devices this driver supports
103 #define VMWARE_PCI_VENDOR_ID 0x15AD
104 #define VMWARE_DEV_ID_VMXNET3 0x07B0
105 static const struct rte_pci_id pci_id_vmxnet3_map[] = {
106 { RTE_PCI_DEVICE(VMWARE_PCI_VENDOR_ID, VMWARE_DEV_ID_VMXNET3) },
107 { .vendor_id = 0, /* sentinel */ },
110 static const struct eth_dev_ops vmxnet3_eth_dev_ops = {
111 .dev_configure = vmxnet3_dev_configure,
112 .dev_start = vmxnet3_dev_start,
113 .dev_stop = vmxnet3_dev_stop,
114 .dev_close = vmxnet3_dev_close,
115 .promiscuous_enable = vmxnet3_dev_promiscuous_enable,
116 .promiscuous_disable = vmxnet3_dev_promiscuous_disable,
117 .allmulticast_enable = vmxnet3_dev_allmulticast_enable,
118 .allmulticast_disable = vmxnet3_dev_allmulticast_disable,
119 .link_update = vmxnet3_dev_link_update,
120 .stats_get = vmxnet3_dev_stats_get,
121 .mac_addr_set = vmxnet3_mac_addr_set,
122 .dev_infos_get = vmxnet3_dev_info_get,
123 .dev_supported_ptypes_get = vmxnet3_dev_supported_ptypes_get,
124 .vlan_filter_set = vmxnet3_dev_vlan_filter_set,
125 .vlan_offload_set = vmxnet3_dev_vlan_offload_set,
126 .rx_queue_setup = vmxnet3_dev_rx_queue_setup,
127 .rx_queue_release = vmxnet3_dev_rx_queue_release,
128 .tx_queue_setup = vmxnet3_dev_tx_queue_setup,
129 .tx_queue_release = vmxnet3_dev_tx_queue_release,
132 static const struct rte_memzone *
133 gpa_zone_reserve(struct rte_eth_dev *dev, uint32_t size,
134 const char *post_string, int socket_id,
135 uint16_t align, bool reuse)
137 char z_name[RTE_MEMZONE_NAMESIZE];
138 const struct rte_memzone *mz;
140 snprintf(z_name, sizeof(z_name), "%s_%d_%s",
141 dev->driver->pci_drv.driver.name, dev->data->port_id, post_string);
143 mz = rte_memzone_lookup(z_name);
146 rte_memzone_free(mz);
147 return rte_memzone_reserve_aligned(z_name, size, socket_id,
154 return rte_memzone_reserve_aligned(z_name, size, socket_id, 0, align);
158 * Atomically reads the link status information from global
159 * structure rte_eth_dev.
162 * - Pointer to the structure rte_eth_dev to read from.
163 * - Pointer to the buffer to be saved with the link status.
166 * - On success, zero.
167 * - On failure, negative value.
171 vmxnet3_dev_atomic_read_link_status(struct rte_eth_dev *dev,
172 struct rte_eth_link *link)
174 struct rte_eth_link *dst = link;
175 struct rte_eth_link *src = &(dev->data->dev_link);
177 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
178 *(uint64_t *)src) == 0)
185 * Atomically writes the link status information into global
186 * structure rte_eth_dev.
189 * - Pointer to the structure rte_eth_dev to write to.
190 * - Pointer to the buffer to be saved with the link status.
193 * - On success, zero.
194 * - On failure, negative value.
197 vmxnet3_dev_atomic_write_link_status(struct rte_eth_dev *dev,
198 struct rte_eth_link *link)
200 struct rte_eth_link *dst = &(dev->data->dev_link);
201 struct rte_eth_link *src = link;
203 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
204 *(uint64_t *)src) == 0)
211 * This function is based on vmxnet3_disable_intr()
214 vmxnet3_disable_intr(struct vmxnet3_hw *hw)
218 PMD_INIT_FUNC_TRACE();
220 hw->shared->devRead.intrConf.intrCtrl |= VMXNET3_IC_DISABLE_ALL;
221 for (i = 0; i < VMXNET3_MAX_INTRS; i++)
222 VMXNET3_WRITE_BAR0_REG(hw, VMXNET3_REG_IMR + i * 8, 1);
226 * It returns 0 on success.
229 eth_vmxnet3_dev_init(struct rte_eth_dev *eth_dev)
231 struct rte_pci_device *pci_dev;
232 struct vmxnet3_hw *hw = eth_dev->data->dev_private;
233 uint32_t mac_hi, mac_lo, ver;
235 PMD_INIT_FUNC_TRACE();
237 eth_dev->dev_ops = &vmxnet3_eth_dev_ops;
238 eth_dev->rx_pkt_burst = &vmxnet3_recv_pkts;
239 eth_dev->tx_pkt_burst = &vmxnet3_xmit_pkts;
240 pci_dev = eth_dev->pci_dev;
243 * for secondary processes, we don't initialize any further as primary
244 * has already done this work.
246 if (rte_eal_process_type() != RTE_PROC_PRIMARY)
249 rte_eth_copy_pci_info(eth_dev, pci_dev);
251 /* Vendor and Device ID need to be set before init of shared code */
252 hw->device_id = pci_dev->id.device_id;
253 hw->vendor_id = pci_dev->id.vendor_id;
254 hw->hw_addr0 = (void *)pci_dev->mem_resource[0].addr;
255 hw->hw_addr1 = (void *)pci_dev->mem_resource[1].addr;
257 hw->num_rx_queues = 1;
258 hw->num_tx_queues = 1;
259 hw->bufs_per_pkt = 1;
261 /* Check h/w version compatibility with driver. */
262 ver = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_VRRS);
263 PMD_INIT_LOG(DEBUG, "Hardware version : %d", ver);
265 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_VRRS, 1);
267 PMD_INIT_LOG(ERR, "Incompatible h/w version, should be 0x1");
271 /* Check UPT version compatibility with driver. */
272 ver = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_UVRS);
273 PMD_INIT_LOG(DEBUG, "UPT hardware version : %d", ver);
275 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_UVRS, 1);
277 PMD_INIT_LOG(ERR, "Incompatible UPT version.");
281 /* Getting MAC Address */
282 mac_lo = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_MACL);
283 mac_hi = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_MACH);
284 memcpy(hw->perm_addr, &mac_lo, 4);
285 memcpy(hw->perm_addr + 4, &mac_hi, 2);
287 /* Allocate memory for storing MAC addresses */
288 eth_dev->data->mac_addrs = rte_zmalloc("vmxnet3", ETHER_ADDR_LEN *
289 VMXNET3_MAX_MAC_ADDRS, 0);
290 if (eth_dev->data->mac_addrs == NULL) {
292 "Failed to allocate %d bytes needed to store MAC addresses",
293 ETHER_ADDR_LEN * VMXNET3_MAX_MAC_ADDRS);
296 /* Copy the permanent MAC address */
297 ether_addr_copy((struct ether_addr *) hw->perm_addr,
298 ð_dev->data->mac_addrs[0]);
300 PMD_INIT_LOG(DEBUG, "MAC Address : %02x:%02x:%02x:%02x:%02x:%02x",
301 hw->perm_addr[0], hw->perm_addr[1], hw->perm_addr[2],
302 hw->perm_addr[3], hw->perm_addr[4], hw->perm_addr[5]);
304 /* Put device in Quiesce Mode */
305 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_QUIESCE_DEV);
307 /* allow untagged pkts */
308 VMXNET3_SET_VFTABLE_ENTRY(hw->shadow_vfta, 0);
314 eth_vmxnet3_dev_uninit(struct rte_eth_dev *eth_dev)
316 struct vmxnet3_hw *hw = eth_dev->data->dev_private;
318 PMD_INIT_FUNC_TRACE();
320 if (rte_eal_process_type() != RTE_PROC_PRIMARY)
323 if (hw->adapter_stopped == 0)
324 vmxnet3_dev_close(eth_dev);
326 eth_dev->dev_ops = NULL;
327 eth_dev->rx_pkt_burst = NULL;
328 eth_dev->tx_pkt_burst = NULL;
330 rte_free(eth_dev->data->mac_addrs);
331 eth_dev->data->mac_addrs = NULL;
336 static struct eth_driver rte_vmxnet3_pmd = {
338 .id_table = pci_id_vmxnet3_map,
339 .drv_flags = RTE_PCI_DRV_NEED_MAPPING | RTE_PCI_DRV_DETACHABLE,
340 .probe = rte_eth_dev_pci_probe,
341 .remove = rte_eth_dev_pci_remove,
343 .eth_dev_init = eth_vmxnet3_dev_init,
344 .eth_dev_uninit = eth_vmxnet3_dev_uninit,
345 .dev_private_size = sizeof(struct vmxnet3_hw),
349 vmxnet3_dev_configure(struct rte_eth_dev *dev)
351 const struct rte_memzone *mz;
352 struct vmxnet3_hw *hw = dev->data->dev_private;
355 PMD_INIT_FUNC_TRACE();
357 if (dev->data->nb_tx_queues > VMXNET3_MAX_TX_QUEUES ||
358 dev->data->nb_rx_queues > VMXNET3_MAX_RX_QUEUES) {
359 PMD_INIT_LOG(ERR, "ERROR: Number of queues not supported");
363 if (!rte_is_power_of_2(dev->data->nb_rx_queues)) {
364 PMD_INIT_LOG(ERR, "ERROR: Number of rx queues not power of 2");
368 size = dev->data->nb_rx_queues * sizeof(struct Vmxnet3_TxQueueDesc) +
369 dev->data->nb_tx_queues * sizeof(struct Vmxnet3_RxQueueDesc);
371 if (size > UINT16_MAX)
374 hw->num_rx_queues = (uint8_t)dev->data->nb_rx_queues;
375 hw->num_tx_queues = (uint8_t)dev->data->nb_tx_queues;
378 * Allocate a memzone for Vmxnet3_DriverShared - Vmxnet3_DSDevRead
381 mz = gpa_zone_reserve(dev, sizeof(struct Vmxnet3_DriverShared),
382 "shared", rte_socket_id(), 8, 1);
385 PMD_INIT_LOG(ERR, "ERROR: Creating shared zone");
388 memset(mz->addr, 0, mz->len);
390 hw->shared = mz->addr;
391 hw->sharedPA = mz->phys_addr;
394 * Allocate a memzone for Vmxnet3_RxQueueDesc - Vmxnet3_TxQueueDesc
397 * We cannot reuse this memzone from previous allocation as its size
398 * depends on the number of tx and rx queues, which could be different
399 * from one config to another.
401 mz = gpa_zone_reserve(dev, size, "queuedesc", rte_socket_id(),
402 VMXNET3_QUEUE_DESC_ALIGN, 0);
404 PMD_INIT_LOG(ERR, "ERROR: Creating queue descriptors zone");
407 memset(mz->addr, 0, mz->len);
409 hw->tqd_start = (Vmxnet3_TxQueueDesc *)mz->addr;
410 hw->rqd_start = (Vmxnet3_RxQueueDesc *)(hw->tqd_start + hw->num_tx_queues);
412 hw->queueDescPA = mz->phys_addr;
413 hw->queue_desc_len = (uint16_t)size;
415 if (dev->data->dev_conf.rxmode.mq_mode == ETH_MQ_RX_RSS) {
416 /* Allocate memory structure for UPT1_RSSConf and configure */
417 mz = gpa_zone_reserve(dev, sizeof(struct VMXNET3_RSSConf),
418 "rss_conf", rte_socket_id(),
419 RTE_CACHE_LINE_SIZE, 1);
422 "ERROR: Creating rss_conf structure zone");
425 memset(mz->addr, 0, mz->len);
427 hw->rss_conf = mz->addr;
428 hw->rss_confPA = mz->phys_addr;
435 vmxnet3_write_mac(struct vmxnet3_hw *hw, const uint8_t *addr)
440 "Writing MAC Address : %02x:%02x:%02x:%02x:%02x:%02x",
441 addr[0], addr[1], addr[2],
442 addr[3], addr[4], addr[5]);
444 memcpy(&val, addr, 4);
445 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_MACL, val);
447 memcpy(&val, addr + 4, 2);
448 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_MACH, val);
452 vmxnet3_setup_driver_shared(struct rte_eth_dev *dev)
454 struct rte_eth_conf port_conf = dev->data->dev_conf;
455 struct vmxnet3_hw *hw = dev->data->dev_private;
456 uint32_t mtu = dev->data->mtu;
457 Vmxnet3_DriverShared *shared = hw->shared;
458 Vmxnet3_DSDevRead *devRead = &shared->devRead;
462 shared->magic = VMXNET3_REV1_MAGIC;
463 devRead->misc.driverInfo.version = VMXNET3_DRIVER_VERSION_NUM;
465 /* Setting up Guest OS information */
466 devRead->misc.driverInfo.gos.gosBits = sizeof(void *) == 4 ?
467 VMXNET3_GOS_BITS_32 : VMXNET3_GOS_BITS_64;
468 devRead->misc.driverInfo.gos.gosType = VMXNET3_GOS_TYPE_LINUX;
469 devRead->misc.driverInfo.vmxnet3RevSpt = 1;
470 devRead->misc.driverInfo.uptVerSpt = 1;
472 devRead->misc.mtu = rte_le_to_cpu_32(mtu);
473 devRead->misc.queueDescPA = hw->queueDescPA;
474 devRead->misc.queueDescLen = hw->queue_desc_len;
475 devRead->misc.numTxQueues = hw->num_tx_queues;
476 devRead->misc.numRxQueues = hw->num_rx_queues;
479 * Set number of interrupts to 1
480 * PMD disables all the interrupts but this is MUST to activate device
481 * It needs at least one interrupt for link events to handle
482 * So we'll disable it later after device activation if needed
484 devRead->intrConf.numIntrs = 1;
485 devRead->intrConf.intrCtrl |= VMXNET3_IC_DISABLE_ALL;
487 for (i = 0; i < hw->num_tx_queues; i++) {
488 Vmxnet3_TxQueueDesc *tqd = &hw->tqd_start[i];
489 vmxnet3_tx_queue_t *txq = dev->data->tx_queues[i];
491 txq->shared = &hw->tqd_start[i];
493 tqd->ctrl.txNumDeferred = 0;
494 tqd->ctrl.txThreshold = 1;
495 tqd->conf.txRingBasePA = txq->cmd_ring.basePA;
496 tqd->conf.compRingBasePA = txq->comp_ring.basePA;
497 tqd->conf.dataRingBasePA = txq->data_ring.basePA;
499 tqd->conf.txRingSize = txq->cmd_ring.size;
500 tqd->conf.compRingSize = txq->comp_ring.size;
501 tqd->conf.dataRingSize = txq->data_ring.size;
502 tqd->conf.intrIdx = txq->comp_ring.intr_idx;
503 tqd->status.stopped = TRUE;
504 tqd->status.error = 0;
505 memset(&tqd->stats, 0, sizeof(tqd->stats));
508 for (i = 0; i < hw->num_rx_queues; i++) {
509 Vmxnet3_RxQueueDesc *rqd = &hw->rqd_start[i];
510 vmxnet3_rx_queue_t *rxq = dev->data->rx_queues[i];
512 rxq->shared = &hw->rqd_start[i];
514 rqd->conf.rxRingBasePA[0] = rxq->cmd_ring[0].basePA;
515 rqd->conf.rxRingBasePA[1] = rxq->cmd_ring[1].basePA;
516 rqd->conf.compRingBasePA = rxq->comp_ring.basePA;
518 rqd->conf.rxRingSize[0] = rxq->cmd_ring[0].size;
519 rqd->conf.rxRingSize[1] = rxq->cmd_ring[1].size;
520 rqd->conf.compRingSize = rxq->comp_ring.size;
521 rqd->conf.intrIdx = rxq->comp_ring.intr_idx;
522 rqd->status.stopped = TRUE;
523 rqd->status.error = 0;
524 memset(&rqd->stats, 0, sizeof(rqd->stats));
527 /* RxMode set to 0 of VMXNET3_RXM_xxx */
528 devRead->rxFilterConf.rxMode = 0;
530 /* Setting up feature flags */
531 if (dev->data->dev_conf.rxmode.hw_ip_checksum)
532 devRead->misc.uptFeatures |= VMXNET3_F_RXCSUM;
534 if (dev->data->dev_conf.rxmode.enable_lro) {
535 devRead->misc.uptFeatures |= VMXNET3_F_LRO;
536 devRead->misc.maxNumRxSG = 0;
539 if (port_conf.rxmode.mq_mode == ETH_MQ_RX_RSS) {
540 ret = vmxnet3_rss_configure(dev);
541 if (ret != VMXNET3_SUCCESS)
544 devRead->misc.uptFeatures |= VMXNET3_F_RSS;
545 devRead->rssConfDesc.confVer = 1;
546 devRead->rssConfDesc.confLen = sizeof(struct VMXNET3_RSSConf);
547 devRead->rssConfDesc.confPA = hw->rss_confPA;
550 vmxnet3_dev_vlan_offload_set(dev,
551 ETH_VLAN_STRIP_MASK | ETH_VLAN_FILTER_MASK);
553 vmxnet3_write_mac(hw, hw->perm_addr);
555 return VMXNET3_SUCCESS;
559 * Configure device link speed and setup link.
560 * Must be called after eth_vmxnet3_dev_init. Other wise it might fail
561 * It returns 0 on success.
564 vmxnet3_dev_start(struct rte_eth_dev *dev)
567 struct vmxnet3_hw *hw = dev->data->dev_private;
569 PMD_INIT_FUNC_TRACE();
571 ret = vmxnet3_setup_driver_shared(dev);
572 if (ret != VMXNET3_SUCCESS)
575 /* Exchange shared data with device */
576 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_DSAL,
577 VMXNET3_GET_ADDR_LO(hw->sharedPA));
578 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_DSAH,
579 VMXNET3_GET_ADDR_HI(hw->sharedPA));
581 /* Activate device by register write */
582 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_ACTIVATE_DEV);
583 ret = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_CMD);
586 PMD_INIT_LOG(ERR, "Device activation: UNSUCCESSFUL");
590 /* Disable interrupts */
591 vmxnet3_disable_intr(hw);
594 * Load RX queues with blank mbufs and update next2fill index for device
595 * Update RxMode of the device
597 ret = vmxnet3_dev_rxtx_init(dev);
598 if (ret != VMXNET3_SUCCESS) {
599 PMD_INIT_LOG(ERR, "Device queue init: UNSUCCESSFUL");
603 /* Setting proper Rx Mode and issue Rx Mode Update command */
604 vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_UCAST | VMXNET3_RXM_BCAST, 1);
607 * Don't need to handle events for now
609 #if PROCESS_SYS_EVENTS == 1
610 events = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_ECR);
611 PMD_INIT_LOG(DEBUG, "Reading events: 0x%X", events);
612 vmxnet3_process_events(hw);
614 return VMXNET3_SUCCESS;
618 * Stop device: disable rx and tx functions to allow for reconfiguring.
621 vmxnet3_dev_stop(struct rte_eth_dev *dev)
623 struct rte_eth_link link;
624 struct vmxnet3_hw *hw = dev->data->dev_private;
626 PMD_INIT_FUNC_TRACE();
628 if (hw->adapter_stopped == 1) {
629 PMD_INIT_LOG(DEBUG, "Device already closed.");
633 /* disable interrupts */
634 vmxnet3_disable_intr(hw);
636 /* quiesce the device first */
637 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_QUIESCE_DEV);
638 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_DSAL, 0);
639 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_DSAH, 0);
641 /* reset the device */
642 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_RESET_DEV);
643 PMD_INIT_LOG(DEBUG, "Device reset.");
644 hw->adapter_stopped = 0;
646 vmxnet3_dev_clear_queues(dev);
648 /* Clear recorded link status */
649 memset(&link, 0, sizeof(link));
650 vmxnet3_dev_atomic_write_link_status(dev, &link);
654 * Reset and stop device.
657 vmxnet3_dev_close(struct rte_eth_dev *dev)
659 struct vmxnet3_hw *hw = dev->data->dev_private;
661 PMD_INIT_FUNC_TRACE();
663 vmxnet3_dev_stop(dev);
664 hw->adapter_stopped = 1;
668 vmxnet3_dev_stats_get(struct rte_eth_dev *dev, struct rte_eth_stats *stats)
671 struct vmxnet3_hw *hw = dev->data->dev_private;
673 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_GET_STATS);
675 RTE_BUILD_BUG_ON(RTE_ETHDEV_QUEUE_STAT_CNTRS < VMXNET3_MAX_TX_QUEUES);
676 for (i = 0; i < hw->num_tx_queues; i++) {
677 struct UPT1_TxStats *txStats = &hw->tqd_start[i].stats;
679 stats->q_opackets[i] = txStats->ucastPktsTxOK +
680 txStats->mcastPktsTxOK +
681 txStats->bcastPktsTxOK;
682 stats->q_obytes[i] = txStats->ucastBytesTxOK +
683 txStats->mcastBytesTxOK +
684 txStats->bcastBytesTxOK;
686 stats->opackets += stats->q_opackets[i];
687 stats->obytes += stats->q_obytes[i];
688 stats->oerrors += txStats->pktsTxError + txStats->pktsTxDiscard;
691 RTE_BUILD_BUG_ON(RTE_ETHDEV_QUEUE_STAT_CNTRS < VMXNET3_MAX_RX_QUEUES);
692 for (i = 0; i < hw->num_rx_queues; i++) {
693 struct UPT1_RxStats *rxStats = &hw->rqd_start[i].stats;
695 stats->q_ipackets[i] = rxStats->ucastPktsRxOK +
696 rxStats->mcastPktsRxOK +
697 rxStats->bcastPktsRxOK;
699 stats->q_ibytes[i] = rxStats->ucastBytesRxOK +
700 rxStats->mcastBytesRxOK +
701 rxStats->bcastBytesRxOK;
703 stats->ipackets += stats->q_ipackets[i];
704 stats->ibytes += stats->q_ibytes[i];
706 stats->q_errors[i] = rxStats->pktsRxError;
707 stats->ierrors += rxStats->pktsRxError;
708 stats->rx_nombuf += rxStats->pktsRxOutOfBuf;
713 vmxnet3_dev_info_get(__rte_unused struct rte_eth_dev *dev,
714 struct rte_eth_dev_info *dev_info)
716 dev_info->max_rx_queues = VMXNET3_MAX_RX_QUEUES;
717 dev_info->max_tx_queues = VMXNET3_MAX_TX_QUEUES;
718 dev_info->min_rx_bufsize = 1518 + RTE_PKTMBUF_HEADROOM;
719 dev_info->max_rx_pktlen = 16384; /* includes CRC, cf MAXFRS register */
720 dev_info->max_mac_addrs = VMXNET3_MAX_MAC_ADDRS;
722 dev_info->default_txconf.txq_flags = ETH_TXQ_FLAGS_NOXSUMSCTP;
723 dev_info->flow_type_rss_offloads = VMXNET3_RSS_OFFLOAD_ALL;
725 dev_info->rx_desc_lim = (struct rte_eth_desc_lim) {
726 .nb_max = VMXNET3_RX_RING_MAX_SIZE,
727 .nb_min = VMXNET3_DEF_RX_RING_SIZE,
731 dev_info->tx_desc_lim = (struct rte_eth_desc_lim) {
732 .nb_max = VMXNET3_TX_RING_MAX_SIZE,
733 .nb_min = VMXNET3_DEF_TX_RING_SIZE,
737 dev_info->rx_offload_capa =
738 DEV_RX_OFFLOAD_VLAN_STRIP |
739 DEV_RX_OFFLOAD_UDP_CKSUM |
740 DEV_RX_OFFLOAD_TCP_CKSUM |
741 DEV_RX_OFFLOAD_TCP_LRO;
743 dev_info->tx_offload_capa =
744 DEV_TX_OFFLOAD_VLAN_INSERT |
745 DEV_TX_OFFLOAD_TCP_CKSUM |
746 DEV_TX_OFFLOAD_UDP_CKSUM |
747 DEV_TX_OFFLOAD_TCP_TSO;
750 static const uint32_t *
751 vmxnet3_dev_supported_ptypes_get(struct rte_eth_dev *dev)
753 static const uint32_t ptypes[] = {
754 RTE_PTYPE_L3_IPV4_EXT,
759 if (dev->rx_pkt_burst == vmxnet3_recv_pkts)
765 vmxnet3_mac_addr_set(struct rte_eth_dev *dev, struct ether_addr *mac_addr)
767 struct vmxnet3_hw *hw = dev->data->dev_private;
769 ether_addr_copy(mac_addr, (struct ether_addr *)(hw->perm_addr));
770 ether_addr_copy(mac_addr, &dev->data->mac_addrs[0]);
771 vmxnet3_write_mac(hw, mac_addr->addr_bytes);
774 /* return 0 means link status changed, -1 means not changed */
776 vmxnet3_dev_link_update(struct rte_eth_dev *dev,
777 __rte_unused int wait_to_complete)
779 struct vmxnet3_hw *hw = dev->data->dev_private;
780 struct rte_eth_link old = { 0 }, link;
783 /* Link status doesn't change for stopped dev */
784 if (dev->data->dev_started == 0)
787 memset(&link, 0, sizeof(link));
788 vmxnet3_dev_atomic_read_link_status(dev, &old);
790 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_GET_LINK);
791 ret = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_CMD);
794 link.link_status = ETH_LINK_UP;
795 link.link_duplex = ETH_LINK_FULL_DUPLEX;
796 link.link_speed = ETH_SPEED_NUM_10G;
797 link.link_autoneg = ETH_LINK_FIXED;
800 vmxnet3_dev_atomic_write_link_status(dev, &link);
802 return (old.link_status == link.link_status) ? -1 : 0;
805 /* Updating rxmode through Vmxnet3_DriverShared structure in adapter */
807 vmxnet3_dev_set_rxmode(struct vmxnet3_hw *hw, uint32_t feature, int set)
809 struct Vmxnet3_RxFilterConf *rxConf = &hw->shared->devRead.rxFilterConf;
812 rxConf->rxMode = rxConf->rxMode | feature;
814 rxConf->rxMode = rxConf->rxMode & (~feature);
816 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_UPDATE_RX_MODE);
819 /* Promiscuous supported only if Vmxnet3_DriverShared is initialized in adapter */
821 vmxnet3_dev_promiscuous_enable(struct rte_eth_dev *dev)
823 struct vmxnet3_hw *hw = dev->data->dev_private;
824 uint32_t *vf_table = hw->shared->devRead.rxFilterConf.vfTable;
826 memset(vf_table, 0, VMXNET3_VFT_TABLE_SIZE);
827 vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_PROMISC, 1);
829 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
830 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
833 /* Promiscuous supported only if Vmxnet3_DriverShared is initialized in adapter */
835 vmxnet3_dev_promiscuous_disable(struct rte_eth_dev *dev)
837 struct vmxnet3_hw *hw = dev->data->dev_private;
838 uint32_t *vf_table = hw->shared->devRead.rxFilterConf.vfTable;
840 if (dev->data->dev_conf.rxmode.hw_vlan_filter)
841 memcpy(vf_table, hw->shadow_vfta, VMXNET3_VFT_TABLE_SIZE);
843 memset(vf_table, 0xff, VMXNET3_VFT_TABLE_SIZE);
844 vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_PROMISC, 0);
845 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
846 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
849 /* Allmulticast supported only if Vmxnet3_DriverShared is initialized in adapter */
851 vmxnet3_dev_allmulticast_enable(struct rte_eth_dev *dev)
853 struct vmxnet3_hw *hw = dev->data->dev_private;
855 vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_ALL_MULTI, 1);
858 /* Allmulticast supported only if Vmxnet3_DriverShared is initialized in adapter */
860 vmxnet3_dev_allmulticast_disable(struct rte_eth_dev *dev)
862 struct vmxnet3_hw *hw = dev->data->dev_private;
864 vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_ALL_MULTI, 0);
867 /* Enable/disable filter on vlan */
869 vmxnet3_dev_vlan_filter_set(struct rte_eth_dev *dev, uint16_t vid, int on)
871 struct vmxnet3_hw *hw = dev->data->dev_private;
872 struct Vmxnet3_RxFilterConf *rxConf = &hw->shared->devRead.rxFilterConf;
873 uint32_t *vf_table = rxConf->vfTable;
875 /* save state for restore */
877 VMXNET3_SET_VFTABLE_ENTRY(hw->shadow_vfta, vid);
879 VMXNET3_CLEAR_VFTABLE_ENTRY(hw->shadow_vfta, vid);
881 /* don't change active filter if in promiscuous mode */
882 if (rxConf->rxMode & VMXNET3_RXM_PROMISC)
885 /* set in hardware */
887 VMXNET3_SET_VFTABLE_ENTRY(vf_table, vid);
889 VMXNET3_CLEAR_VFTABLE_ENTRY(vf_table, vid);
891 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
892 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
897 vmxnet3_dev_vlan_offload_set(struct rte_eth_dev *dev, int mask)
899 struct vmxnet3_hw *hw = dev->data->dev_private;
900 Vmxnet3_DSDevRead *devRead = &hw->shared->devRead;
901 uint32_t *vf_table = devRead->rxFilterConf.vfTable;
903 if (mask & ETH_VLAN_STRIP_MASK) {
904 if (dev->data->dev_conf.rxmode.hw_vlan_strip)
905 devRead->misc.uptFeatures |= UPT1_F_RXVLAN;
907 devRead->misc.uptFeatures &= ~UPT1_F_RXVLAN;
909 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
910 VMXNET3_CMD_UPDATE_FEATURE);
913 if (mask & ETH_VLAN_FILTER_MASK) {
914 if (dev->data->dev_conf.rxmode.hw_vlan_filter)
915 memcpy(vf_table, hw->shadow_vfta, VMXNET3_VFT_TABLE_SIZE);
917 memset(vf_table, 0xff, VMXNET3_VFT_TABLE_SIZE);
919 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
920 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
924 #if PROCESS_SYS_EVENTS == 1
926 vmxnet3_process_events(struct vmxnet3_hw *hw)
928 uint32_t events = hw->shared->ecr;
931 PMD_INIT_LOG(ERR, "No events to process");
936 * ECR bits when written with 1b are cleared. Hence write
937 * events back to ECR so that the bits which were set will be reset.
939 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_ECR, events);
941 /* Check if link state has changed */
942 if (events & VMXNET3_ECR_LINK)
944 "Process events in %s(): VMXNET3_ECR_LINK event",
947 /* Check if there is an error on xmit/recv queues */
948 if (events & (VMXNET3_ECR_TQERR | VMXNET3_ECR_RQERR)) {
949 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
950 VMXNET3_CMD_GET_QUEUE_STATUS);
952 if (hw->tqd_start->status.stopped)
953 PMD_INIT_LOG(ERR, "tq error 0x%x",
954 hw->tqd_start->status.error);
956 if (hw->rqd_start->status.stopped)
957 PMD_INIT_LOG(ERR, "rq error 0x%x",
958 hw->rqd_start->status.error);
960 /* Reset the device */
961 /* Have to reset the device */
964 if (events & VMXNET3_ECR_DIC)
965 PMD_INIT_LOG(ERR, "Device implementation change event.");
967 if (events & VMXNET3_ECR_DEBUG)
968 PMD_INIT_LOG(ERR, "Debug event generated by device.");
972 RTE_PMD_REGISTER_PCI(net_vmxnet3, rte_vmxnet3_pmd.pci_drv);
973 RTE_PMD_REGISTER_PCI_TABLE(net_vmxnet3, pci_id_vmxnet3_map);